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C H A P T E R  I 
IN T R O D U C T IO N
Numerous studies have been done on the use of polycrystalline silicon as 
an emitter and as a contact to the emitter in bipolar transistors [I.I]-[1.3]. 
Self-aligned emitter structures, using polysilicon, increases device and circuit 
density by relaxing lithography constraints (Figure 1.1). The use of 
polysilicon also reduces device, parasitic capacitances by allowing a very 
narrow ,emitter-base junction. Therefore, polysilicon emitters and polysilicon 
contacted emitters have led to improvement in packing density and switching 
speeds. In addition, polysilicon emitters enhance the current gain . {(3) 
significantly over metal contacted shallow emitter devices at a given base 
charge, or alternatively allow much higher base charge at a given ft value. The 
additional. base doping provides a significant reduction in base resistance, r^, 
which enables the fabrication of very fast devices in circuit applications. 
Minimum logic gate propagation delays as low a 38ps have been reported for 
super self-aligned polysilicon-emitter structures [1.5].
In spite of the advantages from the use of polysilicon emitters, very few; 
have accomplished consistent and reproducible current gain in these devices, 
Graul et al. have fabricated this type of transistor with an interfacial oxide 
layer and showed approximately seven times higher ft. than conventional 
transistors [I.!]. However, the use of an intentionally grown thin oxide at the 
polysilicon-monosilicon interface has been observed to degrade high current 
performance significantly due to an increased emitter resistance, and an 
increase in the low current leakage. Also due to the difficulty in obtaining a 
thin interfacial oxide layer of uniform thickness, the presence of the interfacial 
oxide allows little control over the emitter doping profile. Therefore, most of 
the recent work has concentrated on devices with "clean" interfaces. This 
clean" interface must be accomplished in order to minimize the surface 
recombination velocity at the polysilicon-monosilicon interface, which controls 
the boundary condition at this interface, and hence the minority carrier profile 
slope. Another important point is that the advantage of the polysilicon
. M
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Final structure . of a super self-aligned structure bipolar 
transistor, showing the emitter-base active device region [1.4].
3contact is obtained only with shallow emitter bipolar transistors, where 
emitter junction depth is less or close to the minority carrier diffusion length. 
In these shallow emitter devices, the base currents are controlled by the 
polysilicon contact and the polysilicon-monosilicon interface characteristics.
In order to have a direct comparison of two different devices, both 
polysilicon contacted devices and conventional devices were fabricated on the 
same wafer and gone through the same thermal processes (Figure 1.2). By 
this method, the difference would be caused only by the polysilicon contact 
and polysilicon-monosilicon interface. In fabricating conventional devices with 
shallow emitters, arsenic dopant was used to form the shallow emitter because 
of its superior shallow doping profile as compared to phosphorus. After 
fabricating n+pn transistors, the polysilicon contacts were deposited and then 
doped with arsenic. The emitter is then composed of both a monocrystalline 
and a polycrystalline region. When basic electrical measurements are 
performed, the main criteria are current gain enhancement of polysilicon 
contacted devices, the standard deviation in the current gain values, and 
emitter contact resistance values as measured over numerous devices.
Previous results demonstrated that polysilicon contacted emitter 
transistors, having approximately three times higher current gains over the 
conventional shallow emitter metal contacted devices, could be reproduced 
under certain fabrication conditions. The fabrication of those devices was 
achieved with the polysilicon contacts deposited by low pressure chemical 
vapor deposition (LPCVD) at 620 0 C and annealed for 10 min. at IOOO0C. 
While these devices showed good current gain enhancement and low contact 
resistance, the annealing temperature seemed high for integrated circuit 
technologies. In order to optimize the process parameters for depositing 
polysilicon contacts and annealing them, different polysilicon deposition 
techniques and polysilicon-monosilicon interface treatments were investigated.
In this report, three different methods of depositing amorphous silicon 
(a-Si) and recrystallizing it to form polysilicon are presented and the devices 
from these techniques are compared with the previous result. In the first 
method, a-Si was deposited using LPCVD and recrystallized to form 
polysilicon. The second method used plasma-enhanced chemical vapor 
deposition (PECVD) to deposit a-Si:H and recrystallized into polysilicon. The 
third method involved a plasma etch with argon or hydrogen prior to 
deposition of a-Si:H using PECVD followed by recrystallization into 
polysilicon. The objective of these methods was to remove the unintentional 
native oxide at the polysilicon-monosilicon interface, or at least minimize its
Collector
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Figure 1.2 Two types of devices fabricated: (a) polysilieon contacted emitter 
device and (b) metal contacted emitter device, - V
5influence on the variation in fS between devices on the same die. Transmission 
electron microscopy (TEM) was used to observe the interface more closely. 
Details of fabrication process and experimental results are discussed on the 
effects of deposition, plasma etch, and annealing temperatures.
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C H A P T E R H
CH EM ICAL V A P O R  D E P O SIT IO N  O F  
A M O R P H O U S A N D  P O L Y C R Y ST A L L IN E  SILIC O N
2.1 in tro d u c tio n
Historically polycrystalline silicon (also called poiysilicori or poly-Si) in 
thin film form has had many applications in integrated circuit technology. 
Heavily doped polysilicon films have been widely used as gate electrodes and 
interconnections in MOS circuits. Polysilicon has been utilized in these roles 
because of its compatibility with subsequent high temperature processing, its 
excellent interface with thermal SjO2 (low concentration of interface states), 
its higher reliability than aluminum gate materials, and its ability t o b e  
deposited conformally oyer steep topography [2.1].
More recently, polysilicon has been used as a contact material in bipolar 
device technologies. Sejf-aligned bipolar junction transistor structures, 
employing pplysilicon emitter and base contact technologies, not only afford 
increased packing densities but also reduced parasitic capacitances. Another 
important feature of the polysilicon contact, with a very shallow (<  Q.l/rm) 
rnonosilicon emitter, is its higher emitter injection efficiency than conventional 
devices. This is due to the lower mobility in polysilicon contact, so lower 
minority carrier diffusion coefficient, than in rnonosilicon region. The
improved emitter efficiency may be used to make a device with a high current 
gain [p)r Qf to increase base doping thus reducing its base resistance while /? 
remains constant [2.2]-[2.4].
Polysilicon contacts can be fabricated by either depositing polysilicon on 
the rnonosilicon emitter regions or depositing amorphous silicon and 
recrystailizing it to polysilicon. The deposition of polysilicori and amorphous 
silicon by chemical vapor deposition is the subject of this chapter. Chemical 
vapor deposition (CVD) is defined as the formation of a non-volatile solid film 
on a substrate by the reaction of vapor phase chemicals (reactants) that 
contain the required constituents. The reactant gases are introduced into a
reaction chamber, decomposed, and reacted at a heated surface to form the 
thin film. The deposition technology and equipment used here at Purdue 
University to prepare such films by CVD are considered.
2.2 Low P ressu re  C hem ical V ap or D ep o sitio n  (L PC V D )
Chemical vapor deposition (CVD) of polysilicon films were initially 
prepared in silicon epitaxy reactors; however, the development on low pressure 
chemical deposition with wafers standing vertically in a heated tube, 
revolutionized the process by reducing the cost of depositing polysilicon by 
more than 90%. This reduction in cost, combined with the significant 
improvement in film uniformity, allowed tremendous growth in polysilicon 
applications [2.5].
2.2 .1  D ep o sitio n  M ethods and P a ra m eters
In LPCVD systems, the wafers are standing vertically parallel to each 
other and coaxial with the process tube (Figure 2.1). In the LPCVD process, 
the reactive gas flows rapidly along the annular space between the wafer edge 
and the tube wall while reactants diffuse between the wafers to react on the 
heated surface. Typical flow conditions are noted in Table 2.1.
Silane (BiH4) is the mainly selected reactive gas for polysilicon 
depositions, Since with a reaction temperature range of 550 to 650 ° C, silane 
provides good control of grain structure with no attack of the oxide or exposed 
single crystal. SiH2Cl2, SiHCl3, and SiCl4 react at temperatures above 800 ° C 
where Chlorine-based chemistry will etch exposed single crystal silicon and 
attack weak areas in the oxide [2.7].
Polysilicon is generally deposited by thermal decomposition of SiH4 in the 
temperature range 580-6500 C. The main technique used to deposit poly-Si is 
LPCVD because of its uniformity, purity, and economy. The deposition 
reaction sequence is;
SiH4 +  surface site =  SiH4(adsorbed) (2.1)




ex h a u st
WAFER 
BOAT
G ^ i N L E f
Figure 2.1 A schefcnatic description of a end-feed type LPCVD reactor [2.6]
9Table 2.1 Typical polycrystalline silicon deposition conditions (100mm 
wafers) [2.7].
Parameters Value
Wafer spacing 4.76 mm (3/16-in.) on center
Temperature 600 to 650 0 C
Temperature ramp
Non-dilute process 10 to 30 0 C
Dilute process Oto 5° C
Pressure 0.2 to 0.4 Torr
SiH4
Non-dilute process 60 seem
Dilute process 160 seem, 650 seem N2
Deposition zone 61 cm (24 in.)
Deposition rate
Non-dilute process 100 A/min
Dilute process 150 A/min
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SiH4 (adsorbed) — SiH2 (adsorbed) +  H2 (gas) (2-2)
SiH2 (adatom) =  Si (solid) +  H2 (gas) (2.3)
where adsorption of the SiH4 is followed by decomposition to the intermediate 
compound, SiH2. Then, upon evolution of the remaining hydrogen, the solid 
film forms. The overall reaction is generally given as:
SiH4 (vapor) =  Si (solid) +  2H2 (gas). (2.4)
Three processes are commonly used in conventional LPCYD systems. 
The first uses 100% SiH4 at total pressure at 0.1-1 torr, while the second uses 
approximately 25% SiH4 in a nitrogen carrier at approximately the same 
pressures. A third technique, performed in vertical flow isothermal reactor 
configurations, uses 25% SiH4 diluted in hydrogen, also at about I torr. 
Sometimes gaseous HCl may be used before or during deposition as a 
desiccant and purifying agent [2.8].
During deposition process, reacted by-products diffuse back into the 
annular flow stream to be carried to the vacuum pump. A high gas velocity 
down the tube reduces the effects of the depletion. Increasing the temperature 
by 10 to 30 ° C at the downstream end of the deposition zone also reduces the 
effect of depletion. This temperature ramp is an important factor in achieving 
uniformity over the deposition zone. Increasing the pumping speed with a 
roots blower and adding N2 to the flow system allows the temperature ramp 
to be reduced to 0 to 5 0 C while significantly increasing the depositing rate
[2.7].
Also, safety in handling SiH4 is a very important aspect of LPCVD 
polysilicon because SiH4 is a pyrophoric gas. Cylinders must be stored in a 
safe place, adequate purge systems and cycle purging are essential, and N2 
purge of the various pump oil reservoir chambers as well as such areas is 
required for safe operation.
2.2 .2  A p p a ra tu s o f L PC V D  S y stem
A structure of the LPCVD system that is available at Purdue University 
Solid State Laboratory is very similar to that of Figure 2.1. It is composed of 
a Tempress 280 6" diameter, three zone diffusion furnace, that has a modified 
quartz tube to facilitate a vacuum seal on the front loading assembly and a
vacuum pump system at the rear. The front loading assembly consists of a 
stainless steel door mounted on a frame which is attached to a collar behind 
the quartz tube lip. High temperature O-rings are placed between the tube lip 
and door frame and also between the door frame and the door to vacuum seal 
the front end. All process gas flows from the front through the door frame via 
gas inlets.
The vacuum system at the tube rear is attached by ’ball and socket’ type 
of connection with a high temperature O-ring for vacuum sealing. The 
vacuum system consists of an Alcatel mechanical vacuum pump and an 
Alcatel roots blower. The vacuum pump housings are purged with N2 during 
all depositions to keep SiH4 and H2 from accumulating in the pump cavities 
and causing fires. The pump system is controlled by air actuated valves for 
switching between pumps and pressure measuring points. The valves are 
activated from the system control panel.
The system control panel consists of a microprocessor controller, manual 
control panel, and mass flow controllers. The manual control system is switch 
operated and status can be observed on the system outline. The 
microprocessor controller can be programmed for four programs and a total of 
63 process steps. The automatic mode will check inputs, outputs, and internal 
status of each step as it is timed out before continuing to the next step. 
Programmed inputs and outputs check the status of each step and are able to 
abort if needed. The control panel also has the set adjustments for the process 
gas mass flow controllers. To set, press button to select desired controllers, 
then press flow set and adjust pot to the desired flow setting.
2 .2 .3  P o ly silico n  S tru c tu r e /P ro p er ty :
D e p o s it io n C o n d it io n D e p e n d e n c e
The structure arid properties of polysilicon depends very much on the 
deposition temperature, the dopant type and concentration, arid subsequent 
thermal cycling. Deposition temperature is usually limited to the 580-6500 C 
range, since at higher temperatures gas phase reactions occur (leading to 
rough and loosely adhering films), and below 580 ° C the rate is too slow for 
practical use (<  50anngst/min).
At temperatures below 580 0 C, the deposited film is essentially 
amorphous or microcrystalline whose grain size is smaller than IOOA. The
structure and properties of this film are subject to change by annealing at 800 
to 1200 ° G. It was observed that the texture and grain size are exceptionally 
reproducible in films crystallized from the amorphous phase, and the average 
grain, size is somewhat larger than in the as-deposited polyerystalline film. In 
addition, it was found that as-deposited amorphous films tend to have a 
smoother surface than do films grown at 600 ° C (which occasionally show 
rough surfaces) and films grown at 620 ° C (which always show surface 
roughness). At temperatures of about 600 ° C, the deposited film is 
polycrystalline, fine grained structure. The structure and properties of this 
film is not strongly changed by 800 to 1200 0 G anneal. The polycrystalline 
deposited at 620 to 640 0 C tends to show fine grain, columnar structure with 
strong (HO) texture. The structure and properties of this seem to be 
independent of annealing of temperature up to 1000 5 C [2.9,2.10].
Film properties, like electrical property, are a function of the nature and 
size of the grain structure, and the grain structure can be altered by annealing 
as well as by doping. To understand its electrical conductivity, polysilicon can 
be considered to be an array of crystallites whose surfaces or boundaries can 
reversibly trap and release both dopant atoms and charge carriers. The 
following properties have been observed [2.9]-[2.12].
T Low dopant concentrations giye unexpectedly high electrical resistivities 
(charge carriers are trapped in boundaries).
2. Resistivity will decrease sharply with a small increase in dopant as 
crystallite boundary traps are saturated.
3. At high dopant concentration, the resistivity will approach that of single 
crystal silicon.
4. Large crystallite polysilicon will have lower resistivity than smaller 
crystallite material.
5. At intermediate doping levels, polysilicon deposited below 6000 C (very 
small grains) and annealed after doping (large grains due to strong grain 
growth) will have lower resistivity than polysilicon deposited above 600 ° G 
(medium grain growth) and annealed after, doping (limited grain growth).
6. At the highest doping levels, there is little difference in electrical resistivity
between polysilicon deposited at 580 ° C (very small grains) and at 620 0 C 
(larger grain size) because grain boundaries are saturated with dopant.
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Some of these properties are considered in the fabrication of polysilicon
contact on the emitter of bipolar junction transistors.
2.3 P la sm a  E nhanced  Chem ical V apor Deposition
While chemical vapor deposition (CVD) has been used for more than 50 
years, the application of CVD has been quite limited due to the generally high 
(>500 ° C) temperature required to obtain film deposition at a reasonable rate. 
Recently, the use of a radio frequency (rf) glow discharge has become an 
attractive method for carrying out low-temperature CVD [2.13], because the 
development of low-temperature processes for fabricating very large scale 
integration (ATLSI) chips has become essential to the continuing development 
of smaller, faster solid-state devices and circuits. In plasma-enhanced CVD 
(PECAT)), high-energy electrons break chemical bonds, thereby promoting 
chemical reactions at reduced temperature and allowing temperature to be 
used as a variable to tailor film properties.
2.3.1 M echanisrn of PEC V D
Chemical vapor deposition (CAD) is a reaction in which two types of 
gases, C(g) and D(g), react at atmospheric or low pressure and At a high 
temperature to form a solid phase A(s) and a gas phase B(s).
cW + D(g) 700.900 • S aW + B(e) (*:*)
Plasma-enhanced CAD (PECAD) is a gas phase reaction in a low-temperature 
plasma that forms a thin solid film on a substrate.
C(g) + D(g) — P---— ■». A(s) + B(g) (2.6)
It is also called plasma-assisted CAD (PACAD) or plasma CAD (PCAD). For 
example, ordinary and plasma CAD of silicon nitride films are expressed as
14
/  CVD: SSiH4(g) + 4NH3(g) ^  ^  Si3N4 -F M 2 (2.7)
Plasma CVD: SSiII4(g) + 4Mf3(g) Si3N4 + I 2H2 (2.8)
It. is noticed that with the use of plasma, the temperature of the substrate can 
be lowered and thermal damage of the film reduced. Plasma deposition uses 
an rf-induced glow discharge to transfer energy into the reactant gases, rather 
than relying solely on thermal energy to initiate and sustain chemical 
reactions.
The plasma (or a glow discharge) is generated by the application of an rf 
field to a low pressure gas, thereby creating free electrons within the discharge 
region. The electrons gain sufficient energy from the electric field so that they 
collide With gas molecules, gas-phase dissociation and ionization of the 
reactant gases (e.g. silane) then occur. The energetic species (predominantly 
radicals) are then adsorbed in the film surface. Upon being adsorbed on the 
substrate, they are subjected to ion and electron bombardment, 
rearrangements, reactions with other adsorbed species, new bond formations 
and film formation and growth. After becoming attached to the surface, an 
atom of these species is then referred to as an adatom. Adatom 
rearrangement includes the diffusion of the adsorbed atoms onto stable sites 
and concurrent desorption od reaction products. Desorption rates are 
dependent on substrate temperature, and higher temperatures produce films 
with fewer entrapped by-products [2.14].
The fact that the radicals formed in the plasma discharge are highly 
reactive, presents some options as well as some problems, to the process 
engineers. PECVD films, in general, are not stoichiometric because the 
deposition reactions are so varied and complicated. Moreover, by-products and 
incidental species are incorporated into the resultant films (especially 
hydrogen, nitrogen, and oxygen), in addition to the desired products. 
Excessive incorporation of these containments may lead to outgassing and 
concomitant bubbling, cracking, or peeling during later thermal annealing. 
Hbwever, in some cases, this phenomenon is beneficial, such as hydrogen 
incorporation to reduce material defects, thereby decreasing the number of 
localized states in the mobility gap [2.15].
Coupled with the complex gas phase chemistry in a discharge atmosphere 
are processes resulting from plasma-surface interactions. Energetic ,'radiation is
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continually bombarding surfaces in contact with a plasma. Because of the 
difference in mobility between electrons and positive ions, the surfaces 
contacting a discharge assume a negative potential with respect to plasma
[2.16]. This difference in potential results in an acceleration of positive ions 
into the growing film surface, and in a repulsion of elect rons. Of course, 
electrons whose energies are greater than the potential difference between the 
plasma and the electrode (i.e. those in the high energy tail of the distribution) 
do reach the surfaces, but with reduced energy. Further, since the momentum 
of positive ions or fast neutral species is greater than that of electrons or 
photons, these particles are most effective in promoting surface reactions. The 
ions are accelerated to energies between a few electron-volts and several 
hundred electron volts, resulting in bond breaking (at >100 eV) and often in 
sputtering of surface atoms and molecules (at >500eV). Finally, secondary 
electron emission due to high energy particle bombardment can alter plasma 
chemistry, particularly in the vicinity of the electrode surface [2.17].
Deposited film properties are greatly altered by energetic particle, and to 
a lasser extent, photon bombardment [2.18]. The plasma-surface phenomena 
that can result from particle impingement are as follows.
1. SurfaceCleanihg





Removal of native oxide films or contaminants adsorbed onto surfaces is 
necessary if epitaxial film and controlled impurity levels are to be attained. 
Surface bonds can be broken by high energy radiation; such nucleation site 
generation should be minimized if large grains and/or epitaxial films are 
desired. On the other hand, energy supplied to adsorbed species by particle 
bombardment results in enhancement of surface mobility and so promotes 
grain growth and improved step coverage of existing films. High energy 
particles striking a solid surface can cause atomic mixing between two films or 
between a film and a substrate. Similarly, the sticking probability and 
therefore the incorporation probability of species impinging on a surface 
increase with particle energy [2.19]. In addition, the generation of vacancies, 
interstitials, and dislocations by particle bombardment results in the alteration
'ol' electric.^ 'me.chariicai,--:''ajld chemical properties, as well as the enhancement 
of impurities diffusion rates ]2.20[.
Precise control and reproducibility of film properties has proven to be 
difficult in PECVI). The reason for this observation is the large number of 
factors controlling process parameters. The parameter control problems may : 
he broken down into two general groups as shown in Table 2.2. The 
microscopic parameters are the ones that we would like to control. If this were 
possible, the plasma could be precisely defined in every case. Macroscopic 
parameters are parameters that can be varied by equipment settings, machine 
design, or materials of construction. However, a change in one macroscopic 
parameter results in a change in two or more microscopic parameters, and 
usually the change is not predictable from first principles [2.13].
2.3 .2  A p p aratu s o f PE C V D  S ystem
Fbr the most part, PECVD for thin film applications is carried out in 
four basic types of reactors, as shown in Figure 2.2. The most common, from 
the standpoint of films used in integrated circuit (IC) manufacturing, are the 
capacitively coupled systems shown in Figure 2.2a and 2.2b. Here, the 
substrates are generally placed on the grounded electrode which can be 
positioned horizontally (Figure 2.2a) or vertically (Figure 2.2b) in a vacuum 
chamber or tube. In both cases, the substrates and thus the growing films are 
exposed to the glow discharge and therefore they are subjected to 
bombardment by electrons, ions, and photons.
Qhrbffolbgically, the first reactor used extensively in IC processes was the 
parallel plate system (Figure 2.2a) of Reinberg [2.13]. In this configuration, 
the substrates sit on the grounded electrode, which can be heated,. Production 
processes dictate that large [>610-mm (24-in.)]-(diameter) electrodes be used 
to increase throughput of 102-mm (4-in.)-diameter wafers.
Recently, a PECVD system that is positioned within a furnace tube [2.21] 
and is capable of large throughput has beexi introduced (Figure 2.2b). This 
system has a series of parallel electrodes that are alternatively powered and 
grounded with substrates positioned on each plate. This design is often 
favored fbr Tnanufactufing because a large number of substrates can be 
accommodated in a relatively small reactor volume.
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Table 2.2 Typical parameter control problems in plasma processing [2.13].
MacroscopicParameters Microscopic Parameters
rf power electron concentration
rf frequency electron energy distribution
gas flow rate gas density
















► VocuumInlet ~ \
Figure 2.2 Basic configuration of PECYD reactors, (a) Capacitively- 
coupled, surface-loaded, (b) Capacitively-coupled, volume- 
loaded. (c) Inductively coupled, substrates isolated from 
discharge, (d) Inductively coupled, substrates within glow region
[2.13].
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For high temperature processes, such as those used to grow epitaxial 
layers by PECAD, inductive coupling utilizing external coils is generally used 
[2.15]. In these instances, the substrates may lie outside of (Figure 2.2c) or 
within (Figure 2.2d) the discharge volume. The specific reactor configuration 
depends upon the application and therefore on the necessary conditions.
A typical apparatus for PECAD consists of a plasma generating section, a 
gas introduction section, a vacuum system, a power source, and a control 
system. A structure of the PECAD which is available at Purdue University 
Solid State Laboratory is shown in Figure 2.3 and 2.4.
Deposition of several films can be performed in the vacuum chamber of a 
TECHNICS Planar Etch II-A system with PD II-B Deposition Module shown 
in Figure 2.3. This capacitively-coupled PECAD system contains a vacuum 
chamber with radial gas input and axial exhaust, a 30KHz, 500W solid state 
power supply, and 11-in. diameter electrodes separated by 1-inch. The lower 
electrode contains a substrate heater controllable up to 350 ° C and hence 
serves as the deposition platen.
The supporting equipment for the plasma system is shown in Figure 2.4. 
The vacuum chamber (contained in a) is evacuated with 400^/min two-stage, 
direct-drive Alcatel model 2012A mechanical pump (b). To reduce wear on 
mechanical pump parts subjected to unwanted particles during deposition, the 
pump is equipped with a Motor Guard model 111300 oil purification system
(c). The deposition process gases (d) are metered into the vacuum chamber 
under the control of MKS model 2295B-00100 mass flow controllers located in 
the PD II-B module (e). These gases enter the chamber via a gas ring located 
underneath the deposition platen. An MKS type 253A-D40-2 control valve (f) 
controlled by an MKS type 252A exhaust valve controller (EYC) is used to 
maintain the desired chamber pressure during deposition. The gases exhausted 
from the chamber are passed through an exhaust gas heater (g) at 800 0 C for 
thermal decomposition and a water bubbler (h) for Si dust removal prior to 
being vented into the laboratory exhaust duct (i). Such a decomposition is 
needed to insure the removal of all toxic and flammable gas products and 
particulates prior to exhausting them into the surrounding environment.
f t  Water Cooling Power in










HJ- (d) gas lines
(e) deposition 
module (i) exhaust 
duct








Z - J t  /k>...
(g) exhaust bubbler 
gas heater
Figure 2.4 Simplified block diagram of plasma deposition system and 
supporting equipment.
carefully characterized and optimized for each, type of reaction chamber used 
[2.23]. In addition, deposition conditions are known to affect insulator/o-Si:H 
interface states [2.24]. In general, those films deposited at slower deposition; 
rates, and hence lower power levels, have preferable qualities for 
semiconductor applications, Le., low density of states "m the mobility gap, 
However,: such is not always the case as alternate rf source excitations and 
gases other than SiH4 have been used to speed up the deposition process 
[2.25]. Table 2.3 shows a typical range of deposition parameters. As indicated 
previously, care must be taken not to allow the substrate temperature to 
exceed 300 ° C during deposition as hydrogen diffuses from a-Si:H at these 
temperatures. Also, undoped a-Si:H crystallizes near 6200 C. Thus high 
temperatures must be avoided on a lloS i:H  processing if the film is to remain 
amorphous and hydrogen-rich.
Amorphous silicon, prepared by the rf glow discharge decomposition of 
silane, has been proved very useful in many applications. Particularly, it can 
be deposited oh the emitters of single-crystal silicon bipolar transistors and 
recrystallized to act as the polysilicon contacts which would enhance the 
current gain and device speed. It can also be Used as a semiconducting film 
for a thin film transistor (TFT), which plays important roles in large area 
display arrays, image sensors, radiation hardened circuits, and integrated 
circuits. The <>-Si:TT material is well-suited for these arrays because it can be 
easily deposited over large areas, has a high resistivity (a requirement for low 
leakage current) and a low mobility (desired for high resolution displays) 
[2.26]. In addition, it also has been found to be suitable as a low-cost solar cell 
material, and has been used in image tubes, passivation of single-crystal Si 
devices. .■
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Table 2.3 Range of discharge parameters for a-Si:H deposition [2.26]
Parameter Range
SiH4 concentration 10-100% in H2 or Ar
Total gas flow rate 10-200 seem
Total pressure 0.05-2.0 Torr
RF power 1-100 W
Substrate temperature 100-200 0 C
R E FE R EN C ES
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CHAPTER HI
THEbRY OF POLYSILICON EMITTER BJT
3.1 Introduction
The performance of bipolar transistor has been considerably improved by 
the use of polysilicon either as an impurity diffusion source for the emitter 
itself or as a contact for the shallow emitter of a conventional transistor [3.1]. 
Improvements in packing density and switching speed or current gain can be 
achieved compared to metal contacted devices. The use of polysilicon as a 
diffusion source for the emitter leads to the self-aligned structure, which 
reduces device parasitics and the device feature: size.
A higher gain can be achieved by the use of the polysilicon as a contact 
for the shallow emitter due to a reduction in base current, which in turn is a 
result of improved emitter injection efficiency. Also, with a lower base 
current, the base doping level can be increased to reduce the intrinsic base 
resistance without sacrificing the current gain of the device, so that switching 
speed can be enhanced. Minimum ECL gate delays as low as 38ps have been 
reported for the polysilicon self-aligned structure [3,2]. The mechanism that 
contributes to the lower base current, or the higher current gain, with 
pplysilicon emitter contacts are explained in this chapter.
3.2  C u rren t F low  and E m itter  In jection  EfBciency
This section pertains to the monocrystalline emitter and base regions and 
follows cpnyentipnal analysis for uniform doping and low level injection.
An investigation of the mechanisms that cause base current to flow is 
fundamental in understanding the operation of bipolar transistors.: An 
understanding of the components of the base current is required in order to 
understand how the presence of the polysilicon contact and the interface layer 
between monocrystalline and polycrystalline regions of the emitter affect those 
components, resulting in the higher current gain of the polysilicon contacted
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emitter devices.
The base currents of the conventional n+ pn bipolar transistor mainly 
consists of three components:
1) recombination current in the base region, InE - InC
2) recombination current in the emitter base depletion region, Irg
3) recombination current in the quasi-neutral emitter region, IpE
For state-of-the-art transistors, the base width is very small and hence 
the recombination current in the base reg io n a l)  can be neglected. This is due 
to the fact that most carriers(electrons) that are injected from the emitter 
travel through the base region without recombining provided the base width is 
much less than the minority carrier diffusion length. The second 
Component(Irg) dominates at very low injection levels and depends on the 
emitter base depletion layer width and the bulk recombination rates for 
carriers in the depletion region. The third component(IpE) is mainly 
determined by the doping level in the emitter, by band gap reduction effects, 
and by the minority carrier (hole) lifetime in the emitter. In shallow emitter 
transistors, emitter minority carrier recombination can be neglected, when the 
emitter depth is so shallow that it is much shorter than the minority carrier 
diffusion length. In this case most minority carriers would penetrate through 
the emitter and recombine at the metal contact. Therefore, the surface (i.e., 
contact) recombination current plays an important role for shallow emitter 
transistors [3.3]. The current IpE is now dependent on the emitter depth and 
not the minority carrier diffusion length. The base current components are 
shown in Figure 3.1.
An important performance parameter in the analysis of a bipolar 
transistor is the emitter injection efficiency, 7 . This measures the injected 
electron current compared to total emitter current for an n+pn transistor. It 
measures the effectiveness of the emitter-base junction in injecting electrons 
from the emitter into the base. Equation (3.1) is the definition of 7 .
^  =  .__  InE------ - + . (3.1)
Ie InE +IpE +Irg
At very low collector currents, the contribution of the recombination- 
generation current in the emitter-base depletion region may be large compared 
with the useful diffusion current of minority carriers across the base, so that
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Electronflux Hole flux
Figure 3.1 Current components of conventional n +pn bipolar transistor.
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the emitter injection efficiency is low. By minimizing the bulk traps in the 
emitter-base depletion region, the recombination-generation current can be 
reduced. At large collector currents, Irg can be neglected. Therefore, equation 
(3.1) can be approximated by equation (3.2).
InE InE/"y —  - - - - -  = - - - - - - - - - - -—
Ie InE +  IpE
It should be noted that 7  gets close to unity as IpE approaches zero; that 
is, as the emitter is more heavily doped, IpE becomes a smaller percentage of 
Ie (similar to the n+-p diode current components). In actual n+pn bipolar 
transistors, the departure from unity results from the recombination of holes 
injected from the base into the emitter. It can be recognized in equation 











De Peo W 
Db 11Bo Le
(3.3a)
where De and Dg are the minority carrier diffusion coefficients in the emitter 
and base respectively; peo and nB0 are the thermal equilibrium minority 
carrier concentrations in the emitter and base respectively; and W and Le are 
the quasi-neutral base width and the minority carrier diffusion length in the 
emitter. In equation (3.3a) as pEo is made much less than nB0, by doping the 
emitter, NBe » N ab> then 7 approaches unity. Also, W « L e helps 7 
approach unity.
In order to reduce device parasitics and side wall injection effects, shallow 
emitters were introduced. With a very shallow emitter, Le is replaced by We , 
the emitter depth, as shown in equation (3.3b) provided We is smaller than 
Le - Now W and We are of comparable size. Equation (3.3b) points out that 7  
is reduced, hence the beta is reduced in this case.
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(3.3b)
There is another important performance parameter in the analysis of a 
bipolar transistor. That is a base transport factor, Op, which is defined as the 
ratio of the electron current diffusing into the collector to the electron current 
injected at the base-emitter junction in a n+pn transistor. In a well fabricated 
device, which has the base width less than one tenth of the minority carrier 
diffusion length, Op approaches unity. Therefore, the current gain is controlled 
almost entirely by the emitter injection efficiency.
In actual n+pn transistors, at reasonable currents, the departure from 
unity of 'y results from the recombination of holes injected from the base into 
the emitter. It is obvious that an improvement in current gain can be achieved 
by a reduction in this back-injected base current. The use of a heavily doped 
polysilicon layer, either as a diffusion source for the emitter or as a contact to 
a monbcrystalline emitter region, increases the current gain by reducing the 
back-injected current component. There is, however, some controversy as to 
how exactly this is brought about. It will be discussed in the following 
sections.
" ■ -ivT -'V-........ .... - '
3.3 C onduction  M echanism  of PolysiIicon E m itte r
A controversy exists regarding the mechanisms that contribute to the 
lower base current with polysilicon emitter contacts. A variety of theoretical 
models have been proposed to explain the enhanced betas of polysilicon 
emitter transistors, and those are broadly of two types.
The first is a tunneling model[3.4] that explains the improved gain in 
terms of tunneling through a thin interfacial oxide layer. The second type of 
model explains the improved gains in terms of the transport properties of the 
polysilicon. Ning and Isaac[3.5] showed that a factor of approximately three 
improvement in gain was obtained when the shallow emitter was contacted via 
a polysilicon layer, and this was explained by a lower mobility in the 
polysilicon. These two models and other related mechanisms are investigated 
in the following sections.
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3.3.1 T unneling  T heory  w ith  T h in  In terface  Layers
The tunneling model through a thin oxide was originally proposed by De 
Graaff and De Groot[3.4] and later improved by Eltoukhy and Roulston[3.3]. 
Recently Van Halen and Pulfrey [3.6] have gone so far as to demonstrate that 
devices with an oxide interface layer can be modeled in exactly the same way 
as metal-insulator-semiconductor tunnel devices.
The theoretical model of De Graaff and De Groot assumes direct 
tunneling of both majority and minority carriers through the interfacial layer 
and band bending at its interface (Figure 3.2). This model explains the 
increase in emitter injection efficiency, based on the presence of a thin 
interfacial layer between the monocrystalline and polycrystalline regions, with 
the quantum mechanical tunneling of the carriers through the interfacial layer 
which generally consists of oxidized silicon, preferably 20 to 30A thick. The 
oxide layer must be as close as possible to emitter-base junction in this model. 
Otherwise, it will only increase the device resistance. To obtain a higher 
emitter injection efficiency in an n+pn transistor the tunneling probability for 
holes should be low. To avoid a large extra voltage drop across the interfacial 
layer which is more or less insulating, the tunneling probability for electrons 
should not be too low [3.4]. The significance of this is that the base current is 
suppressed, but the emitter current is not.
This model assumes that the impedance of the interfacial layer for holes 
is large and that the hole current is determined by this impedance. It also 
assumes the minority carrier injection at the monocrystalline p-n+ junction, 
and that the tunneling model is n o t sensitive to the properties of the 
poly crystalline layer. This last assumption is true only when the interfacial 
layer or oxidized silicon is on the order of 20 to 30A thick. If the oxide is 
extremely thin, less than 15A then the impedance of the oxide for holes is very 
small and the polysilicon layer plays an important role in determining the baseo
current. On the other hand, if the oxide is thick enough, greater than 60A, 
then the injected holes cannot tunnel through the oxide and a build-up of 
positive charge under the oxide takes place with concomitant increase in the 
voltage drop across the insulator. Electrons, however, have higher tunneling 
probability than holes and less effects will occur in the electron tunneling. But 
if the oxide becomes very thick, electrons will also be blocked. In this case, 
the emitter-base junction is almost zero biased and the device behaves as an 
opencircuit [3.3].
h* poly n* mono
Figure 3.2 One-dimensional structure and band diagram for the tunnel 
emitter [3.4].
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The transistors with an interfacial layer fabricated by Graul et al.[3.7] 
showed gains which were approximately seven times higher than conventional 
transistors. The use of intentional chemically grown oxide interface as a 
tunneling barrier to hole injection has been shown to give the lowest base 
current. However, its use significantly degrades the high frequency 
performance capability of the devices by increasing the emitter resistance by 
an order of magnitude with respect to oxide-free interfaces, increases the low 
current leakage and reduces control of the emitter profile as the polysilicon is 
used as an impurity diffusion source [3.8,3.9]. These devices also showed 
nonideal I-V characteristics and an unusual temperature dependence of the 
current gain. It is also difficult to achieve precise control of the thickness of 
the interfacial oxide layer and thus difficult to get devices with predictable 
characteristics [3.10].
3.3.2 T ra n sp o r t  P ro p ertie s  of Polysilicon E m itte r
The model to be discussed was originally proposed by Ning and Isaac[3.5] 
and other authors[3.11,3.12] have refined this model and incorporated more 
detailed descriptions of the polysilicon structure. Neugroschel et ah [3.13] have 
suggested that the transport properties vary across the polysilicoh, with the
. . . . .  o
gain being controlled by a highly disordered layer within approximately IOOA 
of the interface.
Ning and Isaac[3.5] attributed the improvement of the current gain to 
minority carrier transport in the bulk of the polysilicon layer itself. The 
polysilicon would extend the effective length of the emitter, while the low 
minority carrier mobility in the polysilicon would retard the transport of 
injected minority carriers. Neugroschel et al.[3.13] have shown that a 
reduction in base current is obtained, compared to devices with metal 
contacts, only if arsenic is segregated to the polysilicon/monosilicon interface. 
In addition, they suggested that minority carrier transport is dominated by a 
200 ~  300Ahighly disordered layer at the interface. This region, if it existed, 
would be characterized by a very low minority carrier mobility.
Ning and Isaac[3.5] demonstrated experimentally that the current gain 
improvements are related to the transport of minority carriers in the heavily 
doped polysilicon. They fabricated polysilicon contacted emitter transistors 
which have no intentional interfacial oxide layer between the monocrystalline 
and polycrystalline regions. They concluded that the current gain
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enhancement is not determined by the polysilicon/monosilicon interface 
properties, e.g., tunneling through an interfacial layer, but by the transport of 
holes in the n+ polysilicon layer. A simple two-region (n+ monosilicon region 
and n+ polysilicon region) model is presented which satisfactorily explains the 
experimental results in terms of lower hole mobility in the n+ polysilicon than 
in the n+ monocrystalline silicon.
The two-region model for a shallow monocrystalline emitter with an n+ 
polysilicon contact is schematically illustrated in Figure 3.3. If the 
monocrystalline emitter is contacted by metal at W1, the concentration 
gradient will be very nearly linear with x because the emitter is short with 
respect to the diffusion length of the injected holes. All injected carriers(holes) 
from base are forced to recombined at the ohmic contact and the hole 
concentration for this case is represented by the dotted line. Since the hole 
current is linearly related to the minority carrier concentration gradient as 
shown in equation (3.4) [3.14], a steep gradient requires more holes to be 
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If the monosi licon emitter is contacted with polysilicon instead of metal, a 
different concentration gradient results in the monocrystalline region due to a 
new boundary condition at W1. The gradient is less steep in the 
monocrystalline silicon as shown in Figure 3;3 because the carriers are not 
forced to recombine at the ohmic contact once they traveled through the 
monocrystalline region. Assuming a continuous concentration at Wlj The 
holes from the base continue to diffuse over a longer region, namely Region I 
and Region 2, before they are forced to recombine at the ohmic contact. This 
is true if there is no trapping sites or defects at the polysilicon/monosilicon 
interface. The gradient in the polysilicon may be much steeper than in the 
monocrystalline region since the average minority carrier lifetime in 
pioiysilicon is much lower than similarly doped monosilicon. This is attributed 
to the fact that the grain boundaries of polysilicon can act as recombination 
centers or trapping sites [3.15]. Even though the steeper hole gradient of 
Region I must be supported, the base current for the entire structure is lower 
than the metal contacted shallow emitter case because the holes can diffuse
METAL
W ' W +  W
POLY THICKNESS « W 
POLY THICKNESS * 0
Figure 3.3 Schematic illustration of the two-region model for shallow 
emitter with n+ polysilicon contact.
longer. In other words, fewer holes are needed from the base to support the 
concentration gradients of the combined Region I and 2 of the emitter The 
hole concentration gradient in Region 2 depends on the surface recombination 
at the polysilicon/monosilicon interface. The higher the surface 
recombination rate, the steeper is the hole concentration gradient in Region 2
The two-region model that has been used to explain the reduction in base 
current is in agreement with experiment results that show holes having lower 
mobility in the n+ polysilicon than in the n+ monocrystalline silicon [3.16]. 
This model also shows a dependence of the hole current on the polysilicon 
thickness. As the thickness increases, the reduction in base current is 
improved. However, the improvement levels off once the polysilicon thickness 
increases beyond some point. It is found that the optimal thickness of the 
polysilicon is 450~ 9OOA [3.17] because of added resistance for thicker 
polysilicon layer and low minority carrier mobility in it.
Even though this two-region model satisfactorily explains the enhanced 
current gain in terms of lower hole mobility, it seems to be oversimplified 
without including effects such as a possible energy bandgap difference, a 
doping concentration difference between the n+ monosilicon and the n+ 
polysilicon, and possible hole recombination at the polysilicon/monosilicon 
interface [3.5].
3 .3 .3  M in ority  C arrier In jection  in to  P o lysilicon  C o n ta c t
The most recent analysis concerning the physics of minority carrier 
injection into polysilicon contacted emitters was presented by Patton et 
al-[3 .1]. Through a series of experiments they correlated the base current to 
the structure of the polysilicon/monosilicon interface. This work concentrated 
on devices with a "clean" polysilicon/ monosilicon interface, i.e., devices given a 
BHF-dip etch prior to the polysilicon deposition to minimize any oxide 
contamination. Although the chemical composition and structure of the 
polysilicon/ monosilicon interface and polysilicon grain boundaries are now 
becoming better understood, the local atomic arrangement and the nature of 
the chemical bonds in these regions are not known. It has been realized that 
this limits the possibilities of doing realistic modeling based on the properties 
of these regions. In any one device, it is possible th a t some regions may be 
controlled by tunneling through the native oxide layer while other regions, 
where the oxide has become discontinuous, are controlled by other
mechanisms.
A novel approach was taken in the modeling of transport in emitters to 
quantify the minority carrier blocking properties of the polysilicon contacts. 
Their approach did not require assumptions about the interface and grain 
boundary properties. From a solution of the minority carrier transport 
equations, the relative importance of transport, surface recombination, and 
bulk recombination of minority carriers in the devices were identified [3.1], 
From those results, the relative importance of the polysilicon/monosilicon 
interface and of the pqlysilicon grain boundaries in influencing minority 
carrier injection into the emitters were determined. For the comparison of the 
devices fabricated under different conditions, only the base current 
characteristics could be used. Recombination in the base-emitter depletion 
region and series resistance effects can be subtracted from the base current 
characteristics by using a curve fitting technique as illustrated in Figure 3.4. 
What remains is the component due to minority carrier injection into the 
emitter.
All of the physics of minority carrier injection lies in the constant, Rs, 
which is in the equation listed on Figure 3.4. However, Rs has both an area 
and a perimeter component, the latter being difficult to model. For large 
devices (with emitter dimensions of 200/i x 200/i, the area component can be 
extracted directly from Rs and is known as Joe, the emitter saturation current 
density. When Joe is extracted for all devices, this parameter is used to study 
minority carrier injection into the polysilicon contacted emitter. The 
extraction of Joe from the base current characteristics of the devices provides a 
direct measure of minority carrier injection into the emitter as a function of 
the various processing parameters. There are several factors which determine 
the value of Joe : recombination in the single crystal silicon emitter, the 
transport of minority carriers across the monosilicon emitter region to the 
contact, and recombination at the contact. In the case of a polysilicon 
contact, recombination can occur both at the polysilicon/monosilicon interface 
and in the polysilicon layer itself. However, if minority carriers are blocked 
from entering the polysilicon by an interfacial oxide layer, then the contact 
recombination will mainly occur at the interface.
As the processing conditions are varied, both the polysilicon/monosilicon 
interface and the characteristics of the polysilicon contact will change. This 
means that the relative contributions of bulk recombination, bulk transport, 
and contact recombination in determining Joe will vary. To exact quantitative 
information about the electrical properties of the contact alone, recombination
3:
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Figure 3.4 Cuinrnel plot of a polysilicon contacted device which, illustrates 
the extension of Joe, the emitter saturatidn current density, from 
the base current characteristics [3.1].
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and transport effects in the single crystal silicon must be removed from the 
analysis. This can be accomplished by solving the minority carrier transport 
equations for the single crystal silicon portion of the emitter. For this 
procedure, the technique of del Alamo and Swanson [3.18] was used. From the 
measured values of Joe (which can be extracted by using the methods shown in 
Figure 3.4) and emitter doping profiles, the hole current, Jp(x), and the 
separation of the quasi-Fermi levels, V(x), can be determined at any point in 
the monocrystalline portion of the emitters. These distributions establish the 
relative importance of recombination and transport in the monocrystalline 
emitter and of recombination at the polysilicon/monosilicon interface.
In the simulation, the minority carrier transport equations are solved for 
the single crystal silicon portion of the emitter, except that the polysilicon 
contact has been assumed to be replaced by metal. From this new solution, 
Joe can be calculated for the metal contacted structure. The difference 
between this simulated value of Joe and the experimental value for the 
polysilicon contacted device is a measure of the actual improvements that has 
occurred by using polysilicon instead of metal for the same emitter profile in 
the single crystal silicon.
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4.1 In tro d u ctio n
This chapter discusses the process development that has been done to 
fabricate consistently reproducible polysilicon contacted devices with enhanced 
current gain over conventional metal contacted devices.
Two types of devices were fabricated on each wafer in the same die: a 
polysilicon contacted shallow emitter device and a metal contacted shallow 
emitter device (Figure 1.2). They were identically fabricated up to and 
including the emitter drive-in step so that they would have almost identical 
emitter and base profiles. Thus the observed differences in device 
characteristics are attributable to the polysilicon contact.
There are numerous variables for the entire process: dopant species for 
the single crystal shallow emitter and the polysilicon contact layer, doses of 
dopant species, deposition technique and related parameters, polysilicon 
annealing temperature, polysilicon thickness, and so on. After several 
fabrication runs and their evaluations, the basic full process was established 
and: their results were used as a basis for the further development.
4.2  D ev ice  D esig n  C on sid era tion s
Ope °f the main objectives of this research is to establish the fabrication 
procedures that would produce consistently reproducible polysilicon contacted 
emitter devices with enhanced current gain over the conventional aluminum 
contacted devices.
First of all, in order to obtain high current gains, the base width should 
be as thin as possible, so that the average diffusion length of the minority 
carrier, electron in this case, is much longer than the base width. Bipolar 
devices that have been properly scaled down, however, have a limiting base
width of about 25 nm [4.1]. Because the base width is determined by the 
difference between the depths of the base-collector junction and the emitter- 
base junction, narrow base widths require the emitter depth to be reduced 
proportionately to maintain base width control and reproducibility. Another 
issue that should be considered in the evaluation of a given doping profile is 
the ratio of doping concentration of the base and emitter. The base doping 
must be low enough so that it does not degrade emitter injection efficiency. If 
it is too low, however, the collector will punch through the emitter. Because 
punch-through must be avoided, it is necessary to consider the voltage that 
will be applied to the device terminals. Depletion layer widths must be 
calculated to confirm that punch-through will not occur at reasonable 
voltages.
The effect of very high doping concentration in the emitter should be 
considered. As the emitter doping becomes very high the bandgap narrowing 
and the Auger recombination effect cause reductions in the current gains. The 
decrease in bandgap causes the intrinsic carrier concentration to be higher. 
This in turn causes the injected, from base to emitter, minority carrier 
concentration to increase and results in a corresponding decrease in current 
gain. The Auger effect is a recombination mechanism that involves the direct 
recombination between an electron and a hole with a transfer of energy and 
momentum to a free electron. At high carrier concentrations, Auger 
recombination becomes important. There is also a reduction in the minority 
carrier diffusion length. Since the emitter diffusion length is decreased, the 
emitter injection efficiency is also decreased [4.2]. Therefore, the emitter 
junction depth must be reduced to minimize the Auger effect. The shallow 
emitter junction depth is also necessary for reducing the sidewall effects, which 
play a significant role in the performance of the transistor when the lateral 
dimensions of the emitter are in the same order of magnitude as the emitter- 
base junction- depth [4.3].
Secondly, in order to have the capability of fabricating the polysilicon 
contacted emitter devices in a consistently reproducible manner, it is necessary 
to have an "oxide-free" polysilicon/monosilicon interface assuming that the 
polysilicon layer itself dose not have a large effect. The presence of the 
chemically grown interface layer creates a large base-emitter resistance value, 
so that eventually the polysilicon contacted devices may reduce the speed of 
circuit. Also, it is extremely difficult to control the precise thickness of the 
interfacial oxide layer so that the devices with consistent electrical 
characteristics can never be fabricated. The devices in this research, therefore,
are given an BHF dip etch prior to the polysilicon deposition to minimize any 
oxide contamination and make a "clean" polysilicon/monosilicon interface. 
Despite this treatment, a thin layer of contamination forms on the silicon 
surface during the subsequent exposure of the wafers to water and air. This 
"native" oxide can also generate high base^emitter resistance, although not as 
bad as the intentional chemically grown oxide. It is necessary to remove the 
natives oxide to fabricate devices with consistent electrical characteristics. The 
native oxide layer was found to "break up" by thermal treatment at high 
temperatures [4.4]. Another possible technique is the plasma-etch of the native 
oxide before polysilicon deposition in the PECVD reactor without breaking 
vacuum. Both methods were studied in this work.
4.3  P ro cess  D ev elo p m en t
From several experiments with different parameters and their results, the 
basic full process was established. The wafer set A was fabricated by applying 
this basic full process and its results were used as the basis for further 
development. More than 20 sets of wafer fabrication runs were performed as a 
part of the basic full process development.
Tffe basic full process consists of two parts, a fixed part that is the same 
for all BJTs and a variable part concerning the polysilicon contact only. The 
fixed part includes the process steps that are common to both the polysilicon 
contacted emitter devices and the conventional devices. They are gettering, 
initial oxidation, base implant and drive-in, emitter implant and drive-in, 
metallization and its annealing. The main purpose of the fixed part is to 
create good shallow emitter "substrate" devices sp that ope can observe the 
beta enhancement from the polysilicon contacted emitter devices over the 
Conventional aluminum contacted devices on the same die. The variables are 
the process steps which can vary over the different set of wafers fabricated. 
They are surface treatment before polysilicon depositioh, polysilicon 
deposition technique and its parameters, and arsenic implant into polysilicon 
and its annealing. The purpose of the variable part is to optimize the 
parameters so that ope can obtain not only a good beta enhancement with low 
contact resistance but also small variations in the beta values by making a 
"clean" polysilicon/monosilicon interface.
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4 .3 .1  F ixed  P ro cess in g  P a r t
The key features of the fixed part of this process are discussed in this 
section. The starting material is a Monsanto (111) n-type, phosphorus doped 
silicon wafer with resistivity of 4 — 6 O-cm (Np — IxlO15/cm3). After 
initial cleaning of the wafer, the wafer is oxidized in order to mask the front 
side during gettering. A reasonable thickness of 2500A is chosen to make the 
oxide easy to etch. This is grown in about 25 minutes at 1000 ° C.
Small concentrations of impurities and defects can have deleterious effects 
on silicon bipolar devices which lead to very poor yields. Even if the 
fabrication was done under completely contamination-free conditions a 
number of process induced defects still limit the circuit yield. This problem 
has led to a number of studies which have shown the ability of gettering 
operations in overcoming defects and contamination problems arising during 
processing. The basic idea of gettering is to remove undesirable defects and 
impurities from the critical areas on the wafer where the devices are fabricated
Defects and other types of contamination may effect the performance of 
devices by introducing energy levels within the forbidden bandgap of silicon, 
where they act as recombination-generation centers and traps. Metallic 
impurities can result in a direct, unwanted, and often unstable contribution to 
the electric field in the active area of the devices. These lead to the two major 
problems frequently encountered in processing, degradation of minority carrier 
lifetime and increase in the junction leakage current [4.6].
Several gettering techniques were investigated. Among them, polysilicon 
deposition on the backside of the wafer has been found to be very effective. 
The grain boundaries, and high degree of disorder in polysilicon are believed 
to act as a sink for mobile impurities [4.7]. After etching the oxide off the 
back of the wafer, polysilicon deposition was performed in an LPCVD reactor 
at 620 0 C for 80 minutes to deposit about a I /i thick layer on the back. After 
the gettering step, the polysilicon and the protective oxide on the front side 
are etched and another oxidation was performed to provide masking for the 
base (boron) implant. An oxide layer of 2500A was grown from wet oxidation 
at 1000 0 C for 25 minutes.
The base regions are defined on the initial oxide layer using the first 
mask. Then the oxide in the base regions are wet etched with buffered 
hydrofluoric acid. With the 2000 ~  3000A oxide thickness and with the
reasonable size geometries, this etch performed satisfactorily. In order to 
minimize the base-emitter junction depth and thus to have a narrow base 
widths and a shallow emitter, the base inlplant is done at the ehergy of 25 
keV, which is the lower limit for producing good metallurgical junctions. The 
boron dose was chosen as 3 x l013/cm2 so as to prevent punch-through 
because the emitter was very heavily doped.
second oxidation is for the base drive-in. A shorter oxidation time 
yields a steeper concentration profile. Here, the desired oxide thickness was 
determined by the energy of the emitter implant. There were two choices in 
theem itter dopant species, phosphorus and arsenic. Arsenic has the highest
solid splubility of the common n-type dopants. Since the arsenic atom is 
larger and has much lower diffusion rate than the phosphorus atom, it does 
not penetrate as far into the silicon as the phosphorus atom. The required 
high doping concentration in the emitter can thus be obtained with a 
shallower junction and steeper profile using arsenic as the dopant As 
described earlier, a shallow emitter junction is desired in polysilicoh contacted 
emitter devices for higher current gain since it reduces sidewall effects of the 
base-emitter metallurgical junction. Therefore, arsenic was used for the 
emitter implant in the single crystal region.
,Tlie emitter regions are defined on the second oxide layer using the 
second mask. The oxide in the emitter regions are etched with the same 
technique as before, and the arsenic implant is performed at 25 keV. The 
arsenic dose was chosen as IxlO15/cm 2 in order to create a steep impurity 
profile with high doping concentration. The oxide thickness needed to mask 
the emitter implant was calculated analytically and determined to be 400A. 
This oxide thickness was grown with a lOmin, 10000 C wet oxidation after the 
boron implant [4.8].
The third oxidation is only long enough to activate the implanted arsenic 
ions, and to anneal the physical defects in the silicon caused by the implant. 
In, this case, a wet oxidation is also used because the faster growing oxide 
pushes the arsenic at the surface into the silicon as the oxide grows, resulting 
in a steeper dopant profile. The minimum activation-anneal time was found 
to be 10 minutes at 900 0 C [4.9]. A full anneal is critical to eliminate silicon 
defects which would cause large leakage currents due to Shockley-Read-Hall 
recombination.
The metallization step is done toward the end of the process and this is 
also a common step to both polysilicon contacted emitter devices and control
devices. Metal patterns are defined with the last (sixth) mask; Then the 
aluminum alloy sputtering was performed in the Perkin-Elmer RF sputtering 
system. The aluminum contains 1% silicon in order to prevent spiking. The
,metallization etch uses the "lift-off" technique to insure that all of the metal 
between paths are removed. With the silicon incorporated in the aluminum, 
the standard aluminum wet etch did not work well, leaving behind chunks of 
metal. The lift-off method is easy to use and gives better pattern definition. 
After the lift off etch, the metal anneal was performed at 400 0 G in N2 for 
20min to create good metal/silicon contacts.
4 .3 .2  V ariab le  P rocessin g  P a r t
The various processes involved with producing polysilicon are surface 
treatment prior to deposition, deposition, dopant implant, and oxidation. All 
of these processes are interdependent with all of the others. There are two 
techniques that have been used for making the polysilicon contacts, Low 
Pressure Chemical Vapor Deposition (LPCVD), Plasrda Enhanced CVD 
(PECVD). In this section, the techniques and parameters used for the basic 
full process are described. Other techniques are discussed in later section.
After the emitter formation, the polysilicon contact regions are defined on 
the third oxide layer using the third mask. Then they are subjected to a 3 min 
BHF dip etch to open the polysilicon contact windows on the monosilicon 
emitter regions where a polysilicon contacted emitter is desired. The oxides on 
the control devices remain to mask the devices. This is immediately followed 
by the deposition of an undoped polysilicon layer using the LPCVD system. 
The wafers are positioned vertically in the deposition tub with 1/4" spacing 
between wafers. They are placed in the center zone of the heated LPCVD 
reactor.
As previously mentioned, the main objective of these variables is to get a 
clean polysilicon/rnonosilicon interface without a native oxide. The relative 
importance of this interface and of the bulk properties of the polysilicon in 
influencing the emitter saturation current has been examined by other 
researchers [4.4,4.10] by studying polysilicon deposition, annealing 
temperature, doping level, and polysilicon thickness.
The thickness of the polysilicon is a process parameter that can be varied 
and the research has shown that the optimum polysilicon is not thicker than
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2000A. Polysilicon thickness greater than 2000A are not of interest since there 
is little improvement in the emitter injection efficiency past this point. Ning 
and Isaac [4.10] observed a weak dependence of base current density on 
polysilicon thickness once the polysilicon contact is thicker than IOOOA. 
According to their results, the thinner polysilicon contacted devices show a 
higher base current with all the devices having the same
polysilicon/mohosilicon interface properties. This indicates that the hole 
current is not determined by the polysilicon/monosilicon interface properties 
but by the transport of holes in the polysilicon layer. Therefore, the 
0.1 ~  0.2// thick polysilicon layer was determined desirable for the polysilicon 
contact.
The experimental parameters are available for the Purdue Solid State 
Laboratory LPCVD system [4.11]. The growth rate of polysilicon at 620 0 C, 
200mT, flow rate of 50sccm is about 120A /rnin. Therefore, deposition for 
lOmin would produce a polysilicon of little more than IOOOA thick.
The following step is the implantation of the polysilicon layer with 
dopants. In order to optimize the device performance within the constraints 
of the existing process, two process parameters were varied:
i) the species used to dope the polysilicon and
ii) the dose and energy of the implanted dopant
Functional polysilicon contacted emitter devices with phosphorus doped 
polysilicon have been reported in literature, but it was shown that using 
arsenic as the doping species would result in a superior impurity profile [4.10]. 
Therefore, the polysilicon layer is implanted with arsenic and then annealed in 
wet oxygen.
Neugroschel et al. [4.12] showed that segregation of arsenic to the 
polysilicon/monosilicon interface is essential in obtaining low values of base 
current. Similarly, Patton et al-[4.4] observed a dramatic reduction in the 
emitter saturation current density and the surface saturation current, as the 
arsenic concentration increased from 3.3xl019 to lx l020/cm 3. However, above 
IxlQ20/cm3 the dependence was weak. A
Polysilicon doping levels below IxlO20/cm 3 should not be used for typical 
devices because of the high series resistance and high base current that would 
result. The high base current observed at the lower doping level can be 
explained by high recombination at grain boundaries in the polysilicon 
including the polysilicon/monosilicon interface, pseudo-grain boundary, due to 
a high density of interface states. These trapping densities result from the
concentration of defects and dangling bonds which are present at the grain 
boundaries. The segregation of arsenic has been shown to affect the electrical 
activity of these regions. Several mechanisms have been proposed to explain 
this change:
1) arsenic segregation to dangling bonds at the grain boundaries, 
which decreases the density of trapping states
2) segregation to sites other than dangling bonds, where the dopant 
atoms can be easily ionized
3) arsenic segregation that stimulates recombination of the grain 
boundaries and, consequently, modifies the defect content of these 
regions [4.13].
For higher doping levels, 1~  2xl020/cm 3, recombination at the 
polysilicon/monosilicon interface and at the grain boundaries in the 
polysilicon is reduced significantly, resulting in extremely low values of the 
surface saturation current. However, this current decreased only slightly as 
the doping level was increased from I to 2xl020/cm 3. This was explained by 
the effects of arsenic segregation having either saturated or little additional 
segregation occurring at these higher doping levels. In this higher doping 
regime, it was found that the most significant parameter is the time and 
temperature of the anneal.
As the arsenic concentration in the polysilicon was increased from 2 to 
5xlQ20/cm3, the surface saturation current increased. This increase can be 
explained by a lower minority carrier lifetime in the polysilicon due to the 
higher doping level. As a result, recombination should increase in the interior 
of the polysilicon grains and in the regions of the polysilicon layer that might 
have realigned epitaxially to the monosilicon substrate.
During annealing, some arsenic would segregate in the grain boundaries 
where they become electrically inactive. The active carrier concentration in 
the polysilicon was found to be considerably lower than the chemical 
concentration due to dopant segregation to the grain boundaries [4.13,4.14]. 
Therefore, in order to achieve carrier concentration of lx l0 20/cm 3, higher 
dose is needed for the polysilicon layer than for single crystal silicon. The 
implanted energy and dose that produced the desired carrier concentration in 
IOOOA polysilicon layer are obtained by using an arsenic dose of 3xl015/cm 3 at 
an energy of 25keV. The implant is sufficiently shallow so as to confine the 
implant damage to the polysilicon layer and away from the interface.
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As mentioned previously, for good process control, it is necessary to 
eliminate the oxide interface and boundary effects altogether. The next step, 
annealing the polysilicon layer, is the key process that can take care of both 
problems. ■
Earlier work has shown that temperatures of 850 and 900 0 C are required 
to break up the native oxide [4.15]. In XTEM analysis [4.16,4.17] and the 
work of Jergenson et al. [4.18], the native oxide layer was found to "break-up" 
at high temperatures and for high doping levels in the polysilicon. When this 
happens, the polysilicon comes into direct contact with the single-crystal 
silicon substrate and some fraction of the polysilicon realigns epitaxially to the 
silicon substrate. More recently, from the experiments of Patton et al. [4.4],, it 
was shown that in the doping level of I to 2xl020/cm 3, the most significant 
parameter is the time and temperature of the anneal. When the anneal 
conditions were 1000 0 C/30min or 90Q°C/3-h, an increase in the surface 
saturation current occurred compared to a 900° C /l-h  anneal. The increase in 
this current with high-temperature processing can be attributed to changes in 
the structure of the polysilicon/monosilicon interface. The interface for the 
device annealed for 1-h at 900° C was shown to be abrupt and few signs of 
epitaxial regrpwth existed in XTEM examination. However, as the time or 
temperature of the anneal is increased, the native oxide breaks up and 
epitaxial realignment occurs. When the anneal conditions were increased to 
10000 C/30min, epitaxial realignment structures extending several hundred 
angstroms into the polysilicon were found to cover almost the entire emitter 
surface, while the oxide forms small inclusions (20 ~  30A in diameter) within 
the realigned polysilicon and near the original interface. Here, the "original 
interface" refers to the position of the polysilicon/monosilicon interface after 
polysilicon deposition and the "regrown interface" refers to the polysilicon 
after annealing, i.e., after limited epitaxial regrowth has occurred. For a 3-h 
anneal at 900 0 C, epitaxial realignment had occurred over a majority of the 
surface area. Although the realignment structures typically extended no more
o
than 50Ainto the polysilicon, they clearly indicated that the native oxide layer 
had broken up over a large portion of the surface.
Tho presence of a native oxide just increases the series resistance in the 
polysilicon contacted emitter devices and incurs extra voltage drop between 
base and emitter resulting in the degradation in the performance, particularly 
in high frequency response. The removal of the interfacial oxide by either the 
removal of the oxide layer due to heat treatment or the epitaxial realignment 
at the interface will create a good low resistance contact between the
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polysilicon contact and the crystalline emitter. Since one merit of the 
polysilicon contact is the extension of the emitter without having its sidewall 
effects, the polysilicon contact should not cause a high resistance in order to 
provide a beta enhancement to the polysilicon contacted devices over the 
metal contacted devices.
For the polysilicon contacted emitter devices, the annealing time must be 
as short as possible so that it does not change the emitter junction depth and 
the base width appreciably. Therefore, the annealing was done at 1000 ° C for 
IOmin. After the implantation, the polysilicon patterns that cover the 
polysilicon contact windows are defined with the fourth mask and rest of the 
polysilicon is etched. Then these regions are annealed in wet oxidation. This 
anneal is long enough to obtain a uniform doping level in the polysilicon and 
the temperature is high enough to break up a large portion of the interface 
oxide resulting in a low emitter resistance. Since the fraction of arsenic that 
outdiffused into the single-crystal substrate is small, the average chemical 
concentration of arsenic in the polysilicon is approximately the dose divided 
by the polysilicon thickness.
The fifth mask defines contact areas for metal contacts. After the 
contact windows are opened with a BHF etch, the metallization was done as 
described in the previous section.
4 .3 .3  F u ll P ro cess  Sequ en ce
The following basic full process sequence was obtained based on the 
previous investigation.
1) Wafer Clean
2) Hydrogen Burn Oxidation - 25min at 1000 0 C
3) Mask Front - AZ1350 Photoresist
4) BHF Etch (Back)
5) Remove Resist and Clean
6) Polysilicon Deposition (I^i) - 80min at 620 ° C
7) Mask Back - AZ1350 Photoresist
8) RPZ Poly Etch and BHF Etch (Front)
9) Remove Resist and Clean
10) Hydrogen Burn Oxidation - 25min at 1000 0 C
11) Define Mask Level jj= I - Base Region
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12) BHF Etch - 3min
13) Remove Resist and Clean
14) Boron Ion Implant - 3x1012/cm 2 at 25keV
15) Wafer Clean
16) Hydrogen Burn Oxidation - IOmin at 1000 0 C
17) Define Mask Level ^2  - Emitter Region
18) BHF Etch - 3min
19) Remove Resist and Clean
20) Arsenic Ion Implant - IxlO15/cm 2 at 25keV
21) Remove Resist and Clean
22) Hydrogen Burn Oxidation - IOmin at 900 0 C
23) Define Mask Level #3 - Poly Contact Window
24) BHF Etch - 3min
25) Remove Resist and Clean
26) Polysilicon Deposition (0.1/i) - 8min at 620 0 C
27) Arsenic Ion Implant - 3xl015 / cm2 at 25keV
28) Define Mask Level #4 - Poly Definition
29) RPZ Poly Etch - IOsec
30) Remove Resist and Clean
31) Hydrogen Burn Oxidation - IOmin at 1000 ° C
32) Define Mask Level #5 - Metal Contact Window
33) BHF Etch - 3min
34) Remove Resist and Clean
35) Dry Bake - IOmin at 120 0 C
36) Define Mask Level #6 - Metal Definition
37) BHF Dip - 5sec
38) Sputter AL1% Si - 25min at IOOW
39) Lift-Off Etch - 30min In ACE in USC
40) Anneal Al-1% Si - 20min at 400 0 C
41) Test
4*4 P o ly silico n  C o n ta c t F a b rica tio n  T ech n iq u es
It was observed that a good beta enhancement from the polysilicon 
contacted emitter devices over the control devices is obtained with a low 
contact resistance. The interfacial oxide plays a major role in increasing the
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contact resistance and must be removed to accomplish, a comparable to that of 
metal contact.
This section includes fabrication variations that were attempted for 
developing the basic full process further. Particularly, the effect of polysilicon 
deposition technique was investigated by depositing amorphous silicon (a-Si), 
instead of polysilicon, using LPCVD and PECVD techniques. It was then 
implanted with arsenic and heated to recrystallize into polysilicon. The prime 
objective for using PECVD a-Si with or without a plasma etching was to 
remove any native oxide at the polysilicon/monosilicon interface at a low 
temperature and therefore reduce the variance in the enhanced beta. Plasma 
etching was applied in order to improve cleaning of the interface.
4 .4 .1  L P C V D  a -S i/P o ly  C o n ta cted  E m itter
There are some characteristics, such as grain size, that cannot be 
predicted well from the polysilicon layer. Therefore, the polysilicon contacted 
emitter devices would produce, even with a controlled interface, a wide range 
of maximum beta values on the same wafer when grain size and grain 
boundaries play an important role. Controlled interface and the fine grained 
polysilicon should lead to more uniform and predictable beta enhancement for 
the polysilicon contacted emitter devices. One possible method of making finer 
grain size of polysilicon is depositing amorphous silicon and recrystallizing it 
instead of directly depositing polysilicon on the silicon substrate.
A different method of fabricating a polysilicon contact was investigated. 
In an LPCVD reactor, either polysilicon or amorphous silicon (a-Si) can be 
deposited. By changing the deposition temperature, a-Si deposition was done 
at 580 0 C, whereas polysilicon deposition was done at 620 ° C. The effect of 
arsenic segregation and grain size is examined by first annealing samples at 
600 ° C, after arsenic implant, to make a fine grain size and establish the 
structure of the interface. A subsequent anneal at 800 and 900 0 C will cause 
arsenic to be activated in the polysilicon. The key process parameters are as 
follows:
25 minute 1000 0 C wet oxidation 
3xl013/cm 2 25keV boron implant 
10 minute 10000 C wet oxidation 
IxlO15/cm 2 25keV arsenic implant
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Iom inuteioO O 0Cwetoxidation 
15 minute 580° C LPCVD a-Si deposition 
3xl015/cm 2 25keV arsenic implant 
60 minute 600 0 C a-Si recrystallization 
10 minute 800-900 ° C wet oxidation
4 .4 .2  P E C V D  a -S i:H /P o ly  C on tacted  E m itter
Removal of native oxide films at the polysilicon/monosilicon interface is 
necessary if epitaxial growth and thus low contact resistance is to be attained. 
Even though it was found that the interfacial oxide can be broken by high 
temperature annealing, the ultimate goal is to clean up the interface at lower 
temperature so that it can be used in VLSI technology.
In this section, another chemical vapor deposition technique, Plasma 
Enhanced CVD (PECVD), is introduced. As described in the previous 
chapter, PECVD Tises an rf-induced glow discharge into the reactant gases and 
can deposit hydrogenated amorphous silicon (a-Si:H) on the substrate. During 
the deposition process, energetic radiation is generated and continually 
bombards the surfaces in contact with a plasma. Therefore, surface bonds of 
native oxide can be broken by this high energy radiation without going 
through high temperature process. Such nucleation site generation should be 
minimized if large grains and/or epitaxial films are desired. On the other 
hand, energy supplied to adsorbed species by particle bombardment results in 
enhancement of surface mobility and so promotes grain growth and improved 
step coverage of existing films. High energy particles striking a solid surface 
can cause atomic mixing between two films or between a film and a substrate. 
Similarly, the sticking probability and therefore the incorporation probability 
of species impinging on a surface increase with particle energy.
a-Si:H was deposited in the PECVD reactor at 5W or 25W. The a-Si:H is 
then implanted with arsenic and then heated to 800 or 900 ° C to produce the 
polysilicon contact, i.e. produce the polysilicon and activate the arsenic 
impurities in the polysilicon. Again, some wafer sets were heated at lower 
temperatures, 550-650 ° C, before the higher temperature annealing to see if 
the low heat treatment would determine fine grain size and structure of the 
interface.
Tlxe resulting process sequence is as follows:
25 minute 10000 C wet oxidation 
3xl013/cm 2 25keV boron implant 
10 minute 10000 C wet oxidation 
IxlO15 /cm 2 25keV arsenic implant 
10 minute 1000 0 C wet oxidation 
5W or 25W PECVD a-Si:H deposition 
3xl015/cm2 25keV arsenic implant 
some - 60minute 550-650 0 C dry oxidation 
10 minute 800-900 ° C wet oxidation
4 .4 .3  P E C V D  a-SirH w ith  a P rior  P la sm a -E tch
The interfacial oxide can he removed or broken up with high temperature 
annealing by realignment of the Oxide layer or epitaxial realignment at the 
interface, while the oxide is believed to form small inclusions within the 
realigned polysilicon and near the original interface. Although this heat 
treatment will create a good contact, the oxide inclusions are still existing at 
the interface and can act as trapping sites for the carriers. They also can 
contribute to the production of a wide range of maximum beta values of the 
polysilicon contacted emitter devices. Therefore, it is ideal to remove even the 
native oxide before depositing a-Si or polysilicon if possible. With this 
removal, the thermal process can be performed at the lowest possible 
temperature.
In this section, a new fabrication technique which uses plasma etching of 
the shallow arsenic emitter location and without breaking vacuum, depositing 
hydrogenated amorphous silicon (a-Si:H) on the cleaned interface is 
introduced. This new technique can be accomplished with a Plasma Enhanced 
CVD (PECVD) system. By using a PECVD system, either a plasma etch or a 
plasma deposit can be performed in the Same system by changing the gas 
mixtures and RF power levels. Several plasma etches can be used with 
different types of etch, siich as argon, CF4, Or hydrogen, in order to remove 
the native oxide. For these experiments, plasma etching with hydrogen or 
argon was attempted.
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After plasma etching, a-Si:H was deposited in the PECVD reactor at 5W 
or 25W. The a-Si:H is then implanted with arsenic and then heated to 700 or 
900 0 C to produce the polysilicon contact, i.e. produce the polysilicon and 
activate the arsenic impurities in the polysilicon. Again, some wafer sets were 
heated at lower temperatures, 550-650 ° C, before the higher temperature 
annealing to see if the low heat treatment would determine fine grain size and 
structure of the interface.
The resulting process sequence is as follows:
25 minute 1000 0 C wet oxidation 
3xl013/cm 2 25keV boron implant 
10 minute 1000 ° C wet oxidation 
IxlO15/cm 2 25keV arsenic implant 
10 minute 1000 0 C wet oxidation 
Ar+ or H2 plasma etch 
5W or 25W PECVD a-Si:H deposition 
3xl015/cm 2 25keV arsenic implant 
some - 60minute 550-650 ° C dry oxidation 
10 minute 700-900 0 C wet oxidation
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C H A P T E R  V
E X P E R IM E N T A L  R E S U L T S  A N D  D lS C U S S IO N S
5.1 In trod u ction
Electrical measurements were performed on the polysilicbn contacted 
emitter devices and the conventional (control) devices. The final process 
results were obtained from devices bonded into dual-in-line packages (DIFs). 
The electrical connections from the device to the DIP are made with 
ultrasonicalIy bonded I mil. aluminum wires. Packaging the devices results in 
much more reliable electrical connections during testing, and thus yields much 
better (consistent) test data than data obtained with the probe station.
The minimum feature size for these devices was chosen to be 36x36 /m  in 
order to eliminate parasitic effects associated with very small geometries. 
Each device has a label such as the devices in the quadrant Ji on the wafer set 
V3 is denoted by "V3-ii-36". "SublO" means the IOth device in the array of 
conventional metal contacted devices whereas "lcon!2" indicates the 12th 
device in the array of polysilicon contacted emitter devices.
A test station was designed using a HP4145A Semiconductor Parameter 
Analyzer with a reconditioned probing station. All the process test data were 
recorded with the HP4145A controlled by a HP9845A desk top computer. 
The control program used to take data points gives the power supply in 0.01 Y 
increments from 0 to IV to measure the forward bias I-V curves. Reverse bias 
testing down to -5V with decrements of 0.OlV per step was also performed. 
The reverse bias was limited to -5V to prevent a breakdown even though it 
can go down to -IOOV. The program automatically takes the I-V values and 
beta versus Tc data and loads them into a designated file for plotting etc.
From this data, Is, res, Iebo> Veb0, V for the base-emitter junction, Is, res, 
Icbor Ycbo, rI f°r the base-collector junction, Vceo, and max beta are extracted. 
Then the results of the polysilicon contacted emitter devices and the 
conventional devices can be compared. Actual test results of transistors are 
included in appendix A.
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The saturation current or ideal leakage current, Is, is extrapolated from 
the ideal region in the forward bias I-V curve. Is is equal to the point where 
the ideal part of the I-V curve intersects the current (vertical) axis. The 
ideality factor, r/, is also calculated from the ideal region in the forward bias 
TV curve by taking the slope of the ideal region. The ideality factor was 
calculated as
(kBT ) /q x In(IO) _  4.3
(slope of Iogl0(Ie) versus VBE) slope
(5.1)
The low values of r/ and Is indicate that the number of recombination centers,
or defects, is low and that the fabrication technique is good.
The breakdown voltages of the base-emitter ,the base-collector junction, 
and collector-emitter with the base open Vebo, Vcbo, and Vceo respectively, can 
be measured from the corresponding reverse bias I-V curve and Ic-Vce Plot* 
However, the measurement of them was avoided because they were found to 
change the device characteristics. The reverse bias leakage currents of the 
base-emitter and base-collector junction, Iebo and Icbo respectively, are also 
measured from the same curves. The reverse bias leakage current was selected 
at a certain voltage value below zero.
A resistance of either base-emitter or base-collector junction can be 
obtained from a plot of Ib vs. Vbe or Ib vs. Vbc respectively. The current 
gain, /?, is calculated from a Gummel plot, Tc and Ib versus Vbe . They are 
explained in more detail in the following sections because they are two
important parameters for evaluating the devices.
5.2 C u rren t G ain  E nhan cem erit
A current gain (p‘) can be obtained from a plot of collector and base 
current as functions of base-emitter voltage (V sub BE). It is obtained by 
calculating the vertical distance between these two curves at each tested Vbe 
value. Then a plot of 0 versus collector current (I sub C) can be constructed. 
The peak beta is obtained from this plot. The values at very low currents are 
sometimes erratic due to instrument error and they should not be considered 
meaningful, ideally, the collector and base current should be parallel and 
should have the same slopes. As Ic increases, however, the Ic curve deviates
from this ideal. This effect is due to a large series resistance in the collector, 
and beta drops off rapidly as Ic increases above certain values.
The enhanced /3 of polysilicon contacted devices can be observed by 
plotting ft as a function of Iq for both polysilicon contacted devices and metal 
contacted devices together (Figure 5.1). The peak 6 values from those two 
curves are determined and their ratio is used as a criteria for the /? 
enhancement. A higher /? enhancement is preferred but the previous research 
by Ning and Isaac predicted that the'/? enhancement would be about three 
times.
Also, a statistical analysis was performed with the test results in order to 
see their consistency and variations. Between 8 and 12 devices from the same 
die and wafer, for both metal and polysilicon contacted emitter were tested for 
each of the different polysilicon techniques. A numerical summary of the data, 
including its range, median, and variance could be obtained with these 
numerous testings. Figure 5.2 shows a typical graphical representation which 
describes the distribution of experimental data. The right-hand edge of the 
box shown in this figure represents the 75th percentile of the peak B value of 
the total number of devices tested, while the left-hand edge of the box 
represents the 25th percentile. The width of this box indicates the variation in 
the peak 6 values of the devices tested, and can be used as a measure for 
reproducibility.
5.3  P d ly silico n  C o n ta c t R esis ta n ce
A gross measure of the interfacial resistance at the 
polysilicon/monosilicon interface (reff) Was obtained by measuring the forward 
biased emitter/base junction of the devices. The different components of refj 
are rme(;a](rm), rpo]y, roxj(je(interfacial), Tem^ er (re), and ^ ase (r^) (Figure 5.3). 
Since both the polysilicon contacted and the metal contacted shallow emitter 
devices had identical base and emitter profiles and went through the same 
metallization step, the sum of r^ + re +  rm for both the devices should be 
nearly identical. Hence, any large difference in reff for the two devices can be 
directly attributed to rpoiy +  T0XjcJe- The contribution by rpoiy can be neglected 
for all practical purposes since the polysilicon layer was only about IOOOA 
thick arid heavily doped with arsenic. Consequently, any significant difference 
in rejf can be considered as a direct result of ToxHe. The ref  for both the 
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Figure 5.1 Typical ,6 vs. Ic curves from wafer 0  (Table 5.3); (a) polysilicon 












Figure 5.2 Typical statistical plot of measured peak /3 values for devices 
from wafer E (PECVD a-SitH) and wafer A (LP CVP polysilicon)
xide
Figure 5.3 Resistance components between base and emitter of a polysilicon 
contacted device.
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tells us that there is little or no effective inter facial oxide at the 
polysilicon/monosilieon interface. In all the wafers processed, the reg- for the 
metal contacted shallow emitter device was — 300fl.
The resistance of a base-emitter junction of a polysilicon contacted device 
is calculated by dividing the voltage difference (AV) between ideal and actual 
curve by the current at a certain current value (Ig) from a plot of Ig versus 
Vgg (Figure 5.4). This must be calculated at the current where the ideal 
value is larger than the actual current.
5.4 R esu lts  o f D ifferent P o lysilicon  C on tact T echn iqu es
Different techniques were investigated in forming the polysilicon contacts. 
In the first technique about IOOOA of polysilicon was deposited by LPCVD at 
620 0 C, implanted with arsenic at a dose of 3xl015/cm 2 at 25 keV, followed by 
annealing of the polysilicon. This is the technique used in the basic full 
process described in the previous chapter. In the remaining three techniques, 
common to all the polysilicon devices was the deposition of about IOOOA of a- 
Si on the wafers, followed by an arsenic implant at a dose of 3xl015/cm 2 at 25 
keV and then recrystallization of the a-Si at 800 or at QOO0C to form 
polysilicon contacts. The a-Si was deposited using SiHaub4 in the following ; 
ways: (a) low pressure chemical vapor deposition (LPCVD) at 580 0 C, (b)
plasma enhanced chemical vapor deposition (PECVD) at 275 0 C, 400mTorr 
for lOmin, and (c) plasma etching the wafer surface using argon or hydrogen 
prior to PECVD of a-Si:H which was the same as in (b). In order to clean the 
polysilicon/monosilieon interface better, all the devices received a 5-sec 
buffered hydrofluoric acid (BHF) dip immediately before they were placed in 
the reactor for polysilicon or a-Si deposition.
In this section, the test results of the devices fabricated with a different 
deposition technique are explained.
5.4 .1  D irect L PC V D  P olysiIicon
Table 5.1 shows the measured reg values for devices with direct 
deposition of polysilicon by LPCVD at 6200 C. Three different polysilicon 
recrystallization/anneal temperatures were compared for this technique. The
A resistance measurement technique of base-emitter junction 
using Iog(Ifi) vs. VBE curve.
Figure 5.4
69
Table 5.1 Measured effective resistance (reff) values for devices with 
different polysilicon contact deposition techniques; (A) LPCYD 
of polysilicon at 620 ° C, (B) LPCYD of a-Si at 580 ° C, and (C) 






1000 0.3 . *. ...
900 2.0 0.3 0.3
800 102.5 0.3 0.3
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results show that as the anneal temperature of polysilicon is decreased from 
1000 to 800 0 C, the reff for devices with direct deposition of polysilicon by 
LPCVD at 620 0 C increases significantly (from 300 to over 100 kil). From this 
we conclude that for the direct deposition of polysilicon by LPCVD at 620 0 C, 
the higher temperature polysilicon anneal (1000 0 C) is required to break up 
the interfacial oxide layer, while the lower temperature anneals (800 and 
900 'C ) are not so effective. The results of devices deposited with polysilicon 
at 620° C by LPCVD indicated that when a residual oxide remained the lower 
temperature polysilicon anneal resulted in poor to bad devices. Therefore, 
good devices with low ref  obtained with a low-temperature polysilicon anneal 
was used as part of the evaluation criteria.
Table 5.2 shows that the direct deposition of polysilicon by LPCVD at 
620 0 C and polysilicon anneals of IOOO 0C for 10 min (wafer A) yielded good 
devices that showed an average /3 enhancement of 3. For wafer A, the 
polysilicon contacted shallow emitter devices showed an average current gain 
of — 233 with a 5.8% variation (to one cr) in peak P value between devices, 
while the metal contacted emitter devices showed an average current gain of 
— 78 with a 1.02% variation. Reducing the polysilicon anneal temperature 
down to 900 or 800 0 C for the LPCVD polysilicon at 620 0 C led to poor 
devices.
5.4 .2  L PC V D  a-S i and R ecry sta lliza tio n
Table 5.1 compares the measured reg values for the devices deposited 
with a-Si by LPCVD at 580 0 C to those with direct deposition of polysilicon 
by LPCVD at 620 ° C. The results show that the reff for devices undergoing 
deposition of a-Si by LPCVD at 580 0 C remains the same irrespective of the 
a-Si recrystallization/anneal temperature down to 800 0 C, while the reff for the 
devices with the direct deposition of polysilicon by LPCVD at 620 0 C increases 
as the temperature decreases from 1000 to 800 0 C. It indicates that the 
deposition of a-Si by LPCVD at 580 ° C and recrystallizing it to form 
polysilicon does help in eliminating the effects of the interfacial oxide as 
evidenced by the low reg- values at the lower recrystallization/anneal 
temperatures of 800 and 900 0 C.
Even though the deposition of a-Si by LPCVD at 580 ° C and 
recrystallizing it to form polysilicon did result in low reff values at lower 
polysilicon anneal temperatures of 800 or 900° C, it did not show significant ft 
enhancement as can be seen by results of wafers B and C in Table 5.2.
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Table 5.2 Measured current gain results for devices with different 
polysilicon contact deposition techniques; Wafer A underwent 
direct deposition of polysilicon and Wafers B-G were deposited 
with a-Si which was recrystallized/annealed to form polysilicon, 
(a) polysilicon contacted shallow emitter device, (b) metal 









peak (3 Std. dev. "
/?(po]y)
/?(metal)
LPCVD IOOO0C a 232.9 13.7
A (620 0 C, 10 min b 77.8 0.8 3
8 min)
LPCVD 800 0 C a 110.7 4.64
B (580 0 C, 10 min b 93.0 2.65 1.19
15 min)
LPCVD 900° C a 91.8 1.74
C (580 0 C, 10 min b 97.3 2.20 0.94
15 min)
PECVD 800 0 C a 128.4 5.56
D 5 W, 10 min • b 77.7 5.09 1.65
10 min)
PECVD 900° C a 293.6 16.14
E 5 W, 10 min b 83.4 2.77 3.52
10 min)
PECVD 800 0 C a 62.1 12.11
F 25 W, 10 min b 54.0 2.66 1.15
7 min)
PECVD 900 0 C a 200.4 29.76
G 25 W, 10 min b 69.1 2.85 2.89
7 min)
72
5*4.3 P E C V D  a-Si:H  w ith o u t P la sm a  E tch  and R ecry sta lliza tio n
The deposition of a-Si using the PECAD technique without any prior 
plasma etching step did result in a significant /3 enhancement of — 3.5 at a 
lower anneal temperature of 900 0 C (wafer E in Table 5.2). For wafer E, the 
polysilicon contacted shallow emitter devices showed an average current gain 
of — 294 with a 5.5% variation in peak (3 value between devices, while the 
identically processed metal contacted emitter devices showed an average /? of
— 83 with a 3.3% variation. At a polysilicon anneal temperature of 800 ° C, 
the PECAD technique again showed some enhancement (wafer D in Table 
5.2), but not as high as that shown by wafer E which was annealed at 900 ° C. 
On comparing results of wafers B and C (LPCAD deposition of a-Si at 580 ° C) 
to those of wafers D and E (PECAD deposition of a-Si at 275 0 C) we conclude 
that the PECAD technique, without any prior plasma etching step, does result 
in better devices with higher /3 enhancement. Also, on comparing the results of 
wafers D and E to that of wafer A (LPCAD of polysilicon at 620 ° C) we can 
see that the PECAD technique down to 800 or 900 ° C from 1000 ° C, and yet 
maintain a significant (3 enhancement and low values of reff (see Table 5.1).
Even though the polysilicon contacted shallow emitter devices of wafer G 
(PECAD of a-Si:H at 25W) showed a significant current gain enhancement of
— 2.9 over the metal contacted shallow emitter devices, they displayed a 15% 
variation in peak (3 value between devices from its average value of — 200. 
On comparing these results to those of wafer E we conclude that the lower 
power (5W) deposition significantly improves reproducibility. The results of 
wafers D and F again reinforce out conclusion that the lower power deposition 
of a-Si:H does result in better devices, even for wafer sets undergoing a 
polysilicon anneal at 800 ° C.
Figure 5.1 shows a plot of'/? vs. for a typical polysilicon contacted 
emitter device and a metal contacted emitter device from wafer O of Table 
5.2. It clearly shows the improvement in /? for the polysilicon contacted 
shallow emitter device over a range of collector current. Also, the compactness 
in the peak (3 values for devices of wafer E, which can be seen in Figure 5.2(a), 
tells us that we can achieve reproducible fabrication of polysilicon contacted 
emitter devices by using the PECAD method of depositing a-Si:H and 
recrystallizing it to form polysilicon.
5 .4 .4  P E C V D  a-Si:H  w ith  P lasraa  E tch  and R ecry sta lliza tio n
Wafer sets H and I used an Ar plasma etch (5W for 10 min) prior to the 
in situ PECVD a-Si deposition. For both the 800 and 900 0 C anneal 
temperatures little or no /I enhancement was_ observed, with the 800 ° C being 
slightly larger at 1.09. The metal contacted devices had similar /?’s for both 
anneals. This lack of bets enhancement was attributed to the possibility of 
extensive damage caused by the argon etch at the polysilicon/monosilicon 
interface. Damage at that surface leads to a large recombination at the 
interface and therefore to larger base currents due to the steeper carrier 
profile. It was determined that the devices undergoing a hydrogen etch yielded 
better devices, i.e. with higher (3 enhancement as compared to the ones that 
underwent an argon etch.
Table 5.3 shows the results for wafers that underwent a plasma etch in 
hydrogen to remove the interfacial oxide in situ prior to deposition of a-Si:H. 
Wafers L, N, and O have an enhancement in (3 of 2.29, 2.56, and 3.07, 
respectively. Also note the variation in (3 for wafers N and O are 2.1% and 
1.6%. With the H2 etch, the presence of hydrogen must be healing surface 
states or producing little damage to the polysilicon/monosilicon interface and 
as a result we see /3 enhancement. The hydrogen may also be doing a better 
job of cleaning the interface of oxide and of contaminants.
It is noted that the lower temperature (8000 C) a-Si:H recrystallization 
anneal yields better devices with higher (3 enhancement (wafers L, -N,. O) as 
compared to the devices undergoing a-Si:H recrystallization anneal at 900 0 C 
(wafers M and P). This phenomena occurred consistently over several wafers 
runs which included wafers J and K that had 1.26 and 0.53 of /3 enhancement. 
We speculate that with a clean interface and the lower anneal temperature 
that some solid phase epitaxial growth of the polysilicon could be occurring, 
leading to an effectively longer single crystal region of the emitter. The better 
plasma etch results were obtained at lower wattage and shorter times. From 
these results we conclude that the optimum conditions for a hydrogen etch 
would be at a power of somewhat around 5W and at a time of about 5 min.
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Table 5.3 Measured current gain results for devices with different 
polysilicon contact deposition techniques; All of these wafers 
were deposited with a-Si:H using the PECYD technique at 
275° C.' (a) polysilicon contacted shallow emitter device, (b)
metal contacted shallow emitter device.
Anneal Avg. £(poly)
Wafer Etch type temp./ Device peak /3 Std. dev.
time /i( metal)
Hydrogen 800 0 C a 347.1 70.86
L 20 W, 
5 min)
10 min b 151.6 7.4 2.29
Hydrogen 900 0 C a 111.1 28.88.
M 20 W, 
5 min)
10 min b 113.7 8.63 0.98
Hydrogen 800 0 C a 307.4 14.94
N 10 W, 
I min)
10 min b 119.9 N/A 2.56
Hydrogen 800° C a 446.7 7.32
O 5 W, 
5 min)
10 min b 145.5 3.69 3.07
Hydrogen 900° C a 182.9 3.82
P 5 W, 10 min b 150.4 2.77 1.22
5 min)
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5.5 T ra n sm issio n  E lectron  M icroscopy (TEM ) R esu lts
The optical microscopy has played a key role in the evolution of silicon 
integrated circuit (IC) technology. Examination with a microscope usually 
provides the first measure of the quality of a lithographically defined or etched 
pattern and an initial indication of surface cleanliness. Also, examination with 
a microscope is often the first step in the search for the cause of an electrical 
failure. The vertical and horizontal spatial resolution of an optical microscope 
depends on the wavelength of the illuminating light and the numerical 
aperture of the objective lens. This has become a, limiting factor as 
increasingly complex ICs were developed because certain microcircuit features 
required more resolution than that offered by optical microscopy. Concurrent 
with IC development was a growing concern about the grain morphological 
aspects of materials use, such as the effect of processing on the grain structure 
of semiconductor or metal films and on defect formation within the silicon 
single crystal substrate.
The scanning electron microscope (SEM) made its appearance as a 
secondary feature to the electron probe in order to provide significantly better 
resolution. The essential feature of a SEM is the interaction of a scanning 
electron beam of energy 1-40 keY with the surface of a sample, and the 
simulated emission of various radiations and currents from this interaction 
[5.1]. For morphological studies the most generally useful type of interaction is 
one that produces secondary electrons (<50 V), which are detected and 
displayed on a screen. With the SEM, a resolution loss of the secondary 
electron image is caused by the broadening of the incident beam as it 
penetrates the sample. Only thin film samples prepared for scanning 
transmission electron microscope study avoid this limitation. A practical 
resolution limit of approximately 100 A for a well optimized and moderately 
well maintained SEM is realistic. This resolution limit is at a times a serious 
drawback for their use although SEMs have been and will continue to be 
indispensable in VLSI technology and TEM can be the alternative.
5 .5 .1  A  B rief R eview  o f T EM
Transmission electron microscopy (TEM) is a useful tool for solving 
problems in VLSI technology that requires high spatial resolution. A high 
resolution TEM offers a resolution of as small as 2A. TEM produces the
primary image by differential loss of electrons from an electron beam 
transmitted through a thin film sample, and it displays morphological and 
crystallographic features of the film components. Figure 5.5 shows that in a 
conventional TEM, electrons from a source are focused by a condenser lens, 
passed through the sample, and imaged onto a fluorescent screen, 
photographic film, or image converter plate. The electron beam is focused to 
a small diameter and rastered across the sample. The emerging beam current 
is used to modulate the brightness of an electron beam moving in synchronism 
in a cathode ray tube. For using TEM the sample must be thin enough to 
transmit the electron beam to preserve essential information caused by 
differences in sample thickness, phase composition, and crystal structure and 
orientation [5.2].
The maximum sample thickness that provides a useful, good quality 
microscopic image depends on a number of factors, including the accelerating 
voltage of the microscope. The limiting thickness can be larger at a higher 
accelerating voltage, but a realistic value for silicon would be close to 200 kV 
accelerating voltage for a relatively quick performance. VLSI specialists are 
usually concerned with the morphology of features whose phase boundaries 
extend to both surfaces of the TEM samples. These boundaries limit further 
the maximum sample thickness. If the sample is tilted slightly during study, 
the image of the interfaces doubles. Such doubling becomes harder to avoid as 
the sample becomes thicker, arid places a severe practical limit on permissible 
sample thickness.
Contrast in a TEM image can be described for two situations. One is 
TEM study of crystalline materials, and the other is the study of amorphous 
materials. In crystalline material, the incident electron beam is diffracted by 
the material, and local variations in diffraction intensity produce contrast in 
an image from the undiffracted beam (bright field image) or from one or more 
diffracted beams (dark field image). The intensity of the emergent beam is 
periodic with sample thickness. In the case of nearly amorphous material, 
contrast is determined by local changes in electron scattering which results 
from differences in sample thickness or from differences in chemical or phase 
composition. A sample region whose thickness varies continuously produces a 
corresponding continuous variation in image intensity, unlike the case of 
diffraction contrast. TEM images obtained from oxides, nitrides, and other 
amorphous materials are therefore somewhat easier to interpret intuitively 
that images obtained from crystalline samples [5.2].
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’-PR O JEC TO R  LENS
SCREEN
Figure 5.5 Electron beam ray diagram of a conventional TEM operating in 
the transmission mode [5.2].
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5.5 .2  Sam ple P rep ara tion  for T E M
TEM studies provide high spatial resolution information on the 
morphology, crystallographic structure, and (with special attachments) 
chemical composition of materials used in VLSI circuits and chips. Although 
all three studies are essential in solving a variety of problems in VLSI 
technology, the most extensive use of TEM is in providing high spatial 
resolution for imaging for the determination of the morphology or shapes of 
patterned features and crystal grains. In practice, the most important factor 
that limits image resolution is the thickness of the sample. Thereforefsample 
preparation techniques are a critical concern in applying TEM methods to 
VLSI technology. One difficulty is the preparation of a sample that is 
sufficiently thin for TEM study. Another difficulty is that, after a thin film 
sample is prepared, the morphological feature of interest to the diagnostician 
must be present in the thinned region.
TEM study of VLSI circuits uses three types of samples: a replica of the 
surface of the device, a thin section of the device parallel to the surface and 
containing the surface region of interest (horizontal section), and a thin 
section of the device perpendicular to the surface, capturing a cross section 
through layers in the region of interest (vertical section) [5.3]. A special test 
pattern chip (TEM test pattern), which is especially useful for the preparation 
of vertical sections, ensures that the desired region is included in the sample, 
made orthogonal to the wafer surface (vertical cross section), In this report, 
the preparation of vertical section sample is only discussed.
Most of the useful studies of VLSI device structures have been performed 
on vertical section samples. Although vertical sections are somewhat more 
difficult to prepare than horizontal sections, a method has been devised for 
preparing them routinely and easily. This method, described here and 
illustrated by Figure 5.6, simultaneously forms many vertical section samples 
in one TEM preparation.
Figure 5.6a shows a 2-in. diameter silicon wafer that contains four special 
TEM test pattern chips and an enlargement of one of these chips is chown in 
Figure 5.6b. Samples measuring about 1.5 mm by 3 mm are cut or cleaved 
from the wafer(s) and these pieces are stacked face-to-face as shown in Figure 
5.6c and bonded, together with epoxy. The epoxy should be squeezed out 
between the pieces so that only thin (— 0.1/un) epoxy films of uniform 
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Figure 5.6 Illustration of method for preparing vertical sections of VLSI 
device structures for TEM experiment, (a) A device wafer with 
four TEM test patterns, (b) Enlargement of one of the test 
patterns, (c)-(e) The separately cleaved pieces containing the test 
pattern or other device regions arranged together to be bonded 
face-to-face with epoxy using a jig. (f) After thinning 
mechanically to 40-100/im, the preparation is bonded onto a 
copper (Cu) ring, (g) The preparation is ion milled until a hole 
appears.
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thickness will give a poor quality, vertical section sample after ion milling. A 
jig is useful for clamping the sample pieces evenly. Then they are ground to 
less.than-100-jhm thickness (Figure 5.6d) using 400-600 grit abrasive material, 
such as silicon carbide (SiC). A copper or molybdenum ring is used as a 
holder of the sample during ion milling. The outside diameter of the ring 
corresponds to the size of the sample holder for the electron microscope. Both 
surfaces are than ion milled simultaneously until a small hole develops in the 
sample (Figure 5.6e). Regions extending back 50-100 /im from the edge of the 
hole are usually thin enough for TEM study at 100-200 keV beam energy.
Three important points should be noted in using this technique. First, 
epoxy mills at a faster rate than most materials used in VLSI technology. If 
the epoxy between adjacent pieces in a preparation is preferentially milled 
away, the outer surface of the specimen suffers some erosion, and this material 
is lost to TEM study. Coating the wafer with a 0.5 /im layer of polysilicon, 
SiO2, or Si3N4 prior to sample preparation prevents this loss.
A second point is that samples prepared with the method just outlined 
are unsuitable for experiments involving the use of a hot stage for 
in situ TEM experiments, such as studies of polysilicon recrystallization, the 
reactivity of aluminum with a silicon substrate, or the annealing behavior of 
implant-induced defects. Using epoxy in sample preparation precludes in situ 
thermal experiments. A method has been devised for vertical section sample 
preparation that eliminates the use of epoxy but is limited to the preparation 
of only one vertical section TEM sample at a time.
The third important point to note is vertical section preparation concerns 
the probability of locating the region of interest in the TEM image. If the 
sample is prepared from a wafer region with a high repetition of the 
morphological feature to be studied, then there is some probability of finding 
the desired feature in a region that is electron transparent. All too often, 
though, the feature is not found in the TEM sample region that is thin enough 
for viewing, and additional samples have to be prepared. Using a TEM test 
pattern avoids this costly problem.
5 .5 .3  T E M  o f P o ly s ilic o n /m o n o s ilic o n  In terface
After the sample preparation was done, samples were placed under the 
microscope one at a time. TEM experiment was performed by a TEM
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specialist available at Material Engineering, Purdue University. Two different 
microscopes were used for this experiment. One at Purdue University is JEOL 
20Q0FK with a resolution of 2.9A and acceleration voltage of 200 kV. Figure 
5.8 is the result obtained from this microscope. The other microscope used in 
St. Louise is JEOL 4000EX with a resolution of 1.75A and acceleration voltage 
of 400 kV. Figure 5.7, 5.9 are the results obtained from this microscope.
Information on structure was obtained, from the TEM study, by an 
analysis of electron diffraction patterns and by an analysis of the microscope 
image. Figure 5.7-5.9 show TEM cross sections of two types of samples, one 
from wafer O, which was annealed at 800 0 C, and the other from P, annealed 
at 900 C, in Table 5.3. Figure 5.7 shows two regions and an interface 
between them. The top area in this figure is a-Si:H recrystallized to 
polysilicon and the bottom is arsenic doped single crystal silicon. It is not 
hard to recognize the single crystal region because continuous rows of silicon 
atoms are clearly observed in the crystal. Polysilicon region also shows 
somewhat long rows of silicon to make it hard to distinguish the grain 
boundaries. However, their rows are much shorter and irregular than in the 
single crystal. The interfacial oxide layer doesn’t seem to exist any more even 
though there is no clear break-up of the interface. The rows of single crystal 
atoms somewhat extended into the interface region and it looks like a 
compound amorphous material of silicon existing between the single crystal 
The top layer, looking like an amorphous layer, is considered as the damaged 
layer by argon during sample preparation.
Figure 5.8 shows continuous atomic rows from the single crystal substrate 
to the top layer, which is supposed to be a polysilicon layer. Even though 
both regions look the same, the angle made by the atomic rows are different 
indicating the orientation of them are different. Again, the interfacial oxide 
layer is not observed in this figure and the interconnection between two layers 
seems good. It is concluded that the epitaxial overgrowth does not occur by 
annealing at 900 0 c for 10 min, but recrystallization of a-Si:H is achieved and 
H2 plasma etching is somewhat helpful in removing the interfacial native 
oxide.
Figure 5.9 shows the interface of a sample annealed at 800 0. This figure 
clearly shows that a solid-phase epitaxy (regrowth) over the interface occurred 
and the interface disappeared in that region. In the epitaxial overgrowth 
region, the atomic rows are exactly aligned with those of single crystal 
substrate. It also should be noted that, in other regions from the epitaxial 
overgrowth, the atomic rows seem to penetrate a bit to the polysilicon contact
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Rows of Silicon Atoms in the Crystiil
Figure 5,7 TEM crosssection of the polysilicon/monosilicon interface 
showing recrystallized a-Si:H to polysilicon after 900 ° C 
annealing. This was taken by JEOL 4000EX.
Figure 5.8 TEM cross section of the polysilicon/monosilicon interface 
showing recrystallizcd a-Si:H to polysilicon after 9000 G 
annealing. This was taken by JEOL 2QQ0FK.
Figure 5.9 TEM cross section of the polysilicon/monosilicon interface 
showing recrystaHized a-Si:H to polysilicon after SOO0C 
annealing. This was taken by JEOL 4000EX.
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region. This phenomena can be explained somewhat by solid phase epitaxy. 
Solid phase crystallization takes place at low temperature, when the 
amorphous film is in intimate contact with a single crystal substrate. On the 
other hand, when a silicon dioxide layer prevents contact with the substrate, 
the amorphous silicon crystallizes by nucleation and growth and a 
polycrystalline film is obtained (Figure 5.7).
From these figures, a clear-cut interface was not found, which suggests 
that the interfacial oxide has been removed by either H2 plasma etching or 
PECVD of a-Si:H or both. However, the area shown is such a small part of 
whole interface, it doesn’t represent whole interface. This is an inherent 
disadvantage of TEM analysis and many samples had to be and were observed 
to assure the predicted result.
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CHAPTER VI
SUMMARY AND SUGGESTIONS FOR FUTURE WORK
6.1 Summary
■ this paper different techniques for fabricating polysilicon contacted 
shallow emitter devices were investigated. The results show that depositing 
a-Si;H using the PECVD technique, without any prior plasma-etch step, and 
recrystnllizing it to form polysilicon not only yield devices with high ^  
enhancement as compared to depositing directly at 620 0 C using the LPCVD 
method, but it also allows the reduction of the polysilicon anneal temperature 
froni 1000 to 900 C. The compactness of the peak J3 value for devices 
fabricated using this technique also tells us that reproducible fabrication of 
polysilicon contacted emitter devices is possible. The results also indicated 
that if the devices underwent a plasma-etch prior to a-Si:H deposition using 
PEQVD technique, the polysilicon anneal temperature could be further 
reduced to 800 0 C and yet obtain significant /3 enhancement. As to why the 
plasma-etched devices receiving the 8000 C polysilicon anneal are better 
devices than the ones receiving the 900 0 C anneal is not yet understood and 
needs further investigation. TEM technique has been used in analyzing the 
interface for different processes and it was very helpful in identifying the 
interface.
We have successfully met all the objectives originally outlined for this 
research. A final polysilicon contacted emitter process was developed that had 
gain enhancements of about 3 times that of the metal contacted devices. The 
measured deviation in f3 was reduced by using amorphous silicon converted to 
polysilicon. Our best results resulted from a hydrogen plasma etch prior to a 
PEQVD deposition of a-Si:H followed by an 800 0 C anneal. TEM results of the 
interface showed a good evidence of solid-phase epitaxial regrowth of the a-Si 
into single; crystals through the interface region. This will reduce the surface 
recombination velocity and hence improve the gain enhancement and control 
its value to small standard deviations.
6.1.1 Final Fabrication Procedure
From the results obtained, the best full process procedure which can be 
used by other researchers could be set. The final procedure for polysilicon 
contacted emitter BJT has been determined as follows.
I) Starting Material
Monsanto 2 inch n-type (phosphorus) 4-6 fTcm <111> with flat on
<111>
2) Front Blocking Oxidation
Piranha clean (H2O2ATjSO4 -  1:1) for 10 min 
Oxidation in tube #4
- 25 min H2 burn oxidation @ 1000 ° C
- flow rate : H2 @ 90, O2 @ 60
- expected oxide thickness : .25/,/m
3) Polysilicon Deposition (back)
Mask front with AZ 1350 resist and bake 10 min @ 120 0 C 
Etch oxide in BHF until backside dewet




-SiH4 flow rate : 50 seem
- 80 min deposition @ 620 0 C
- expected thickness : 1 .0 /im
4) Front Oxidation
Mask back with AZ 1350 resist and bake 10 min @ 120 0 C 
Etch polysilicon with polysilicon etch (HN0 3 :DI:HF =  92:47:5)
- Etch until color doesn’t change any more 
E tchox ideinB H F untilfron tdew et




Oxidation in tube =$4
-25 min H2 burn oxidation @ 1000° C
- flow rate : H2 @ 90, O2 @ 60
- expected oxide thickness : .25/im
5) Base Lithography
Mask : Base Windows
- AZ 1350 resist
- exposure time : 80-100 sec
- development time : 90-180 sec 
Etch oxide in BHF until dewet




Implant Boron @ 25keV, dose =  3.0el3 cm-2
beam-line pressure <  2e-6 
beam current : 3/iA
7) Base Oxide
Piranha clean (1:1)
Oxidation in tube #4
- 10 min H2 burn oxidation @ 1000 0 C
- flow rate : H2 @ 90, O2 @ 60
- expected oxide thickness on base region : .12 pm
8) Emitter Lithography
Mask #2 : Emitter Windows
- AZ 1350 resist
- exposure time : 80-100 sec
- development time : 90-180 sec 
E tchoxideinB H Funtildew et
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- estimated time : 3 min 
Strip resist
9) Em itterIm plant
Piranha clean (1:1)
Implant A rsenic @ 25keV, dose =  1.0el5 cm
beam-line pressure <  2e-6 




Oxidation in tube =$4
10 min H2 burn oxidation @ 1000 ° C
- flow rate : H2 @ 90, O2 @ 60
- expected oxide thickness on base region : .12 /im
11) Polysilicoh Contact Lithography
Mask #3  : Poly-contact windows
- AZ 1350 resist
- exposure time : 80-100 sec
- development time : 90-180 sec 
Etch oxide in BHF until dewet
- estimated time : 3 min 
Strip resist
12a) Plasma Etching - optional
Piranha clean (1:1)
Plasma etching parameters
etching species: H2IIow rate: 40 seem 
pressure: 400 mTorrtemperature: 275 0 C 
power: 5Wtime: 5 min
12b) a-Si:H Deposition by PECVD
BHF dip - 5 sec 
PECVD parameters
90
target thickness: 0.1-0.15 /XmSiH4 flow rate: 40 seem 
pressure: 400mTorrtemperature: 275 ° C 
power: 5Wtime: 10-15 min
13) Emitter Implant
Piranha clean (1:1)
Implant Arsenic @ 25keV, dose =  3. Oel5 cm-2
beam-line pressure <  2e-6 
beam current : 20-50/xA
14) PolysilicOn (a-Si:H) Lithography
Mask ^4  : Polysilicon definition
- evaporate HexaMethylDichloroSilane (HMDS) for 10 min
- AZ 1350 resist
- exposure time : 80-100 sec 
-development time : 90-180 sec
Etch polysilicon in polysilicon etch
- etch until color doesn’t change any more
- estimated time : 5-15 sec 
Strip resist
15) a-Si:H Annealing (Recrystallizing to polysilicon)
Piranha clean (1:1)
Oxidation in tube 4
- 10 min H2 burn oxidation @ 700-900 0 C
- flow rate : H2 @ 90, O2 @ 60
- expected oxide thickness on poly-contact region : .1/zm
16) CpntactLithography
Mask =^ 5 : Metal contact windows
-AZ 1350 resist
- exposure time : 80-100 sec
- development time : 90-180 sec 
Etch oxide in BHF until dewet
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10 min bake @ 120 0 C 
Mask : Metal definition
- AZ 1350 resist
- exposure time : 80-100 sec
- development time : 90-180 sec 
BHF dip for 5 sec
- Do not look for dewet
- Do not remove photoresist
18) Metal Definition
Sputter, deposit Al-Si metal
- 30 min @ 100W, 7mTorr
- expected metal thickness : .5^m
Lift-off metal with ACE soak in ultrasonic cleaner
-S tripresidualresistw ithsolvents
- Do not expose wafer to any acids
19) Metal Anneal
DI rinse, blow dry with N2 
Anneal in tube 7^ 8
- 20 min in N2 @ 400 0 C
- make sure furnace is down to 400 0 C
0.2 F u tu re  W ork
Although the polysilicon contacted devices can be fabricated with the 
developed process sequence more consistently and the device characteristics 
are reproducible, further refinements may be accomplished by incorporating 
different experimental techniques. Application of lower temperature (700 0 C)
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a-Si:H recrystallization anneal can be helpful in identifying the temperature 
dependence of the device or its interface. Identification of the fundamental 
relationships between variables and parameters, for both plasma deposition 
and plasma etching, is suggested to have a complete control of the process. 
Another technique that can be applied to improve the device is the rapid 
thermal annealing (RTA), which keeps the hydrogen in the a-Si:H/poJysilicon 
and yet would activate the impurities.
6 .2 .1  Low er T em p eratu re  A n n ea lin g
From the previous results, 800° anneal worked better than SQO0 C with 
H2 plasma-etch. In order to see the dependency of the devices on the anneal 
temperature lower temperature anneal (700 0 C) was tried but no significant 
result was obtained. The anneal time may need to be extended to longer than 
10 min for solid phase epitaxy to occur. It is believed that solid phase 
crystallization takes place at low temperatures, lower than 700 0 C.
Another method, after H2 plasma removal of native oxide, is to anneal 
for a long time at low temperature like 590° C to force a solid phase epitaxial 
regrowth of amorphous silicon. However, the amorphous film should be in 
intimate contact with a single crystal substrate in order for epitaxial 
crystallization of amorphous silicon to occur. When a silicon dioxide layer 
prevents contact with the substrate, the amorphous silicon crystallizes by 
nucleation and growth and a polycrystalline film is obtained. If the native 
oxide has been effectively removed and the surface is free of contaminants, 
then good -a-Si to single crystalline growth is possible. Therefore, the complete 
cleanness of the substrate surface is essential.
6 .2 .2  R apid  T h erm al P rocessin g
The rapid thermal processing (RTP) may be an alternative for annealing 
a-Si or polysilicon contact over conventional annealing process when thermal 
steps are to be limited to prevent unwanted dopant diffusion. This technique 
can anneal a material in a very short time without changing its chemical 
distribution considerably. The duration of this short-time, high-temperature 
techniques range from seconds to a few minutes. Thus, wafers are subjected to 
high temperatures only enough to achieve the desired process effect, and
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dopant diffusion is minimized.
8.2 .3  B etter  In ter fa ce  C h a ra cter iza tio n
A more sophisticated fabrication process can be obtained if more 
complete information were available on the polysilicon/monosilicon interface 
structures and components. In particular the removal or break-up mechanism 
of the interfacial oxide due to high temperature anneal, plasma-etch, or solid- 
phase epitaxial overgrowth is necessary to achieve a completely "clean" 
interface. In addition, the density of the traps, which would be reduced by one 
of the above removal mechanisms, and their role in the conduction mechanism 
would be necessary for any theoretical prediction or calculation.
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A P P E N D IC E S
A p p en d ix  A: A c tu a l T estin g  R esu lts
The electrical testing results are included in this appendix. Since our best 
results resulted from a PECVD deposition of a-Si:H, with prior hydrogen 
plasma-etch, this contains the data from the devices fabricated by that 
particular method. The minimum feature size was chosen to be 36x36 fj, in 
order to eliminate parasitic effects associated with very small geometries. 
Each device has a unique label such as aal-i-36-sublO, which means the device 
is TOth substrate device (out of 12 devices) in the first(i) quadrant in the wafer 
# l(aa l) . A polysilicon contacted device is denoted by "icon” followed by the 
device number instead of "sub".
The identical fabrication steps for the devices are ion implantation of 
arsenic (As+) of dose I.OxlO15 cm-2 at 25 keV for emitter, its annealing at 
1000°C, and ion implantation of As+ of dose 3xl015 cm-2 at 25 keV for 
polysilicon contact. All devices were dipped in buffered hydrogen fluoride 
(BHF) for 5 sec to eliminate the native oxide before the plasma-etch. The 
following table describes different fabrication techniques for each wafer and 
their corresponding alphabetical name used in the contents.
:V / 95 V \ "• ■■ . ■
Hydrogen Deposition Anneal Device Corresp.
Wafer plasma-etch parameter temp./time 4  N Alphabet
aal I LOW, I min 5W, 10 min 800 ° C, 10 min i i
■ " ' - : ; N
aa2 IOW, I min 5W, 10 min 900 0 C, 10 min 23
3/Si 3 n / a  : 5W, 10 min 900 ° C, 10 min
aa4 N/A 5W, 10 min 800 ° C, 10 min 20
aa5 20W, 5 min 5W, 10 min 900 0 C, 10 min 17 M
aa6 20W, 5 min 5W, 10 min 800 0 C, 10 min 22 N .;' l  '
aa9 ■ N/A 5W, 10 min 800 °C, 10 min '  ^24
aal O N/A 5W, 10 min 900 0 C, 10 min 20
aall,13 5W, 5 min 5W, 10 min 800 0 C, 10 min 23 0
aa l2,14 5W, 5 min 5W, 10 min 900 ° C, IO min 26 p
;  ' ■ . ■■■ ■
*: i I I ..; base/collector •• i s .. eta ..;■ .res VfbO IebO : .■ .-/Is..' • ; • \ eta res VcbO IebO VeeO
aaI-1-36-1c onI 3-10-88
■■•■ 24
. ' ' .
0. QO
, . • ■ . . . •
o. 007. 4©-l 3 2. 73 100 0 2. 29e-!2 40 I. le-14 I. 06 0.3 0. 00 3. 30e-12 311. 3
aaI-i-36-IconlO 3-13-88 
■ 31 2. 2e-13 1. 00 0. 3 0.00 I. S0e-12 49 9. 3e-14 1.10 0. 3 0. 00 3. ?3e-l2 333 2 0. 00
aaI-i-36-lconll 3-14-88 
43 I. Se-19 1.01 0. 3 0. 00 6. 00e-13 41 9. 5e-15 I. OS 0.3 0 QO 3. OOe-14 314. 3 0. 00
aaI-i-36-IconlS 2-13-88
■ ■ 17 7. 7e—16 0. 00 0. 4 0. 00 I. BOe-12 40 I. Oe-14 I . 06 0. 3 0. 00 2. I Oe-12 303. 4 0. 00
aaI-i-36-lcon2 2-12-88 
19 I. 6e—14 1.23 0.2 0. 00 I. 35#~12 41 9. 4e-19 I . 09 0. 3 0.00 I. 03e-12 304. S 0. 00
aal— i-36-lcon3 2-10-88 
43 2. 2er-15 1.02 0. 3 0. 00 i. OOe-13 41 8 Se-I3 1.Q3 0. 3 0. 00 6. I Se-12 316.8 0. 00
aaI-i-36-1con4 2-14-98 
43 I. 7e-lS I. 01 0.3 0. 00 2 OOe-13 41 8.3e-19 1. 03 0. 3 0.00 I.43e— 12 313.2 o 00aal—i-36-lconS 3-10-88 
17 I. 7e-14 I. 17 0. 2 0. 00 I. 60e-12 40 I . 2e-14 I. 07 0. 3 36.00 2. 79e— 12 293. 0 0. 00
aal-i-36-lcon6 2-12-88 
43 I. 9e-19 I. 02 0. 3 0. 00 9. OOe-14 40 I. Oe-14 I . 06 0. 3 0.00 3. SOe-13 31S. 7 0. 00
aal-i-36-lconB 2-14-88
43 . 2. 7e-l 9 I 03 0.3 0. 00 4 50e—13 37 I 2e-13 I. 19 0. 3 0.00 9. OOe-13 309. 8 0. 00
aal-i-36-sub12 2-12-88
' 43 ' 2. Ie-15 I. 02 0. 3 0. 00 I. 25e—12 43 l,2e-14 I. 06 0. 3 0. 00 9. SOe-13 119. 9 0 QO
aal-ii-36-lcon9 2-15-88
39 2. le-14 I Ii 0.3 0. 00 8. 00e-13 30 I. 9e-13 1.12 0.4 0.00 6. SOe-13 399.9 0.00
base/emitter : .
e Is eta res
• aa5-i-36-IconI 12-16-87 ' 52 9.5e-15 I. 11 0. 3
•
aa:5—i —36“1 c on 11 12-16-87 
'' 51 I. 3e-14 I. 12 0.3aa5-i-36-1c o n12 12-16-87
I. 6e—14 I. 13 0. 3
O aa5-i-36-lcon3 12-16-87■■ 52 9. Se-15 I. 11 0. 3
aa 5-i—36—1c on4 12-16-87
,52 ■' 2. 9e—14 I. 17 0. 3
aa 5—i-36—IconS 12-16-87
52 I. Ie-14 I. 11 0. 3
• aa5-i-36-lcon6 12-16-87 46 I 6e-14 1.12 0. 3
•
aa 5-i—36—Ic on8 12-16-87 
52 I. 4e-14 I. 12 0. 3
aa5—i—36—Ic on9 12-16-87 
52 I. 3e—13 I . 26 0. 3
» - . .
•
aa5-i-36—sub I 12-16-87
6; 9e—15 I. 10 0. 3
aaS-i-36-sub2 12-16-87 
52 7. 6 £—15 I. 10 0. 3
*  ' a a 5—i—36—sub 3 12-16-87 52 6. 2e-15 I. 09 0. 3
O
aa5-i-36—sub4 12-16-87 
52 7. 6e—15 I. 10 0. 3
aa5—i-36—sub5 12-16-87
52. 7. 3e-15 I. 10 0. 3
m , aa 5—i—36—s u b 6 12-16-87
' 52 I. Oe-14 I. 11 0.3
e
aa5—i-36—Sub7 12-16-87 
52 9. Se-15 I. 11 0. 3
aa 5—i-36—s u b 8 12-16-87 
. 52 I. ie-14 1.11 0. 3





' Is"'- eta..' r e s  VcbO IcbO VceO
8. 60 7. OOe-13 49 4. 4e—14 I. 14 0 3 46. 80 8. 50e— 13 144.7 46. 83 : i
8. 60 2. 20e—12 49 5. Se-14 I. 15 0. 3 45. 60 2. 80e—12. Vl 4. O 45. 37 i
8 60 4. BOe-I2 48 4. 3e—14 I. 13 0. 3 45. 60 3. 05e-12 90. 6 45. 37
8. 50 I. 50e-13 49 3. 4e-14 I. 13 0.3 4h. 20 I. 80e—12 148. 4 45. 37
8. 20 2. lie—08 49 5. 2e—14 I. 15 0. 3 46. 80 I. OOe-13 82.5 46. 83
8. 60 I. 59e—10 49 3. 9e—14 I- 14 0.3 46. 80 7- 00e-13 97. 7 46. 83
8. 60 3. 15e-12 31 I. 9e—13 I. 16 0. 3 46. 20 2. 35e—12 140. 2 45.37
8. 60 I. 15e-12 48 4. 9e—14 I. 14 0. 3 46. 80 I. 03e—09 114. 3 46.83 <
8. 50 4. SOe-IO 39 4. 7e— 14 1.13 0. 3 46. 20 3. OOe-12 67. 8 45. 37
8. 40 4. 60e— 12 46 2. 9e-l4 I. 12 0. 3 48. 60 I. 14e—11 119.2 48.29
8, 60 3. 50e—12 46 2. 4e—14 I. 10 0. 3 48. 60 2. 58e— 11 121.1 48. 29
8. 60 4. I Oe-12 49 2. 2e—14 I. 11 0.3 49. 20 2. 46e—11 H S . 3 48, 29
8. 50 5. 30e—12 46 2. 4e—14 i; i i 0. 3 48. 00 2. 73e-l I 118. 0 48. 29 o  '
8. 50 3. 65e-12 49 2. 4e—14 I. ii 0. 3 48. 60 2. 65e—lI 92. 8 48. 29
8. 60 7. 25e-12 49 3. 9e— 14 I. 13 0. 3 48. 60 2. 40e—11 113. 6 48.29
8. 60 5. OOe-14 49 2. 9e—14 I. 12 0. 3 47. 40 2. 75e—11 116. 5 46. 83
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Appendix B Contains the published paper which is related with this work. 
R. Bhgri, G. Neudeck, W. Klaasen, and J. Pak, A Comparison of Different■ I .
Deposition Techniques for Fabrication Polysilicon Contacted Emitter Bipolar 
Transistors," J. Vhc. Sci. Technol. B 6(5), pp. 1537-1541, Sep/Oct, 1988
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A comparison of different deposition techniques for fabricating polysilicon 
contacted emitter bipolar transistors
Ravi BagrilGeroId Neudeckl WiIIiam Klaasen, and James Pak
School ofElectrical Engineering, Purdue University, West Lafayettef Indiana 47907
James Logsdon
Advanced Technology Development, Delco Electronics, Kokonior Indiana 46902 
(Received 19 April 1988; accepted 25 June 1988)
Four methods for fabricating polysilicon contacted bipolar junction transistors (BJTs) have 
been investigated. In the first method polysilicon was deposited using low-pressure chemical 
vapor deposition (LPCVD) at 620 °C. In the remaining three methods a-Si was first deposited 
and then recrystallized to form polysilicon. In the second method a-Si was deposited using 
LPCVD at 580 °C. The third method used plasma-enhanced chemical vapor deposition
(PECVD) to deposit fl-Si:H. The fourth method involved a plasma etch with argon or hydrogen 
prior to deposition of c-Si:H using PECVD. The results indicated that using the PECVD method
for depositing a-Si:H without any prior plasma-etch step and recrystallizing it to form polysilicon 
resulted in the highest current gain (P) enhancement of 3.5 and also allowed the reduction of the 
polysilicon anneal temperature down to 800 or 900 °C from 1000 °C. The compactness in the 
spread of the peak /3 values for the devices fabricated using this technique also reflects its ability 
for reproducible fabrication of polysilicon contacted shallow emitter B JTs.
I. INTRODUCTION
Numerous studies have been done on the use of polycrystal­
line silicon as an emitter and as a contact to the emitter in 
bipolar transistors.1"3 Polysilicon emitters and polysilicon 
contacted emitters have led to improvement in packing den­
sity and switching speeds by enabling the use of self-aligned 
emitter structures which reduces several device parasitics. 
Polysilicoh emitters also enhance the current gain (p)  sig­
nificantly over metal contacted shallow devices at a given 
base charge, or alternatively allow for much higher base 
charge at a given /Jvalue.1,3,4 The additional base doping 
provides for a significant reduction in base resistance rb and 
enables fabrication of very fast devices. Minimum emitter 
coupled logic (ECL) gate delays as low as 38.8 ps have been 
reported for self-aligned polysilicon-emitter structures.5
In spite of the plethora of papers on the advantages and 
conduction mechanisms involved in the use of polysilicon 
emitters, very few have addressed the aspect of reproducibil­
ity of /? in these devices. The use of an intentionally grown 
thin oxide at the polysilicbn-monosilicon interface has been 
reported to show the largest enhancement in current gain. 
This is attributed to the fact that the oxide acts as a barrier to 
the backinjection of holes from the base into the emitter to 
give the lowest value o f base current, de Graaff and de 
Groot2 explained this by proposing a tunneling theory. It has 
also been found that the uniformity and thickness of the in­
terfacial oxide layer is extremely critical. However, this ox­
ide significantly degrades high-current performance due to 
increased emitter resistance, and increases the low-current 
leakage. Also due to the difficulty in obtaining a thin interfa­
cial oxide layer of uniform thickness, the presence of the
1537 J. Vaq- ScL Technol. B 6 (5), Sep/Oct 1988 0734-211X/88
interfacial oxide allows little control over the emitter doping 
profile. These effects make it almost impossible to fabricate 
devices with reproducible p. Consequently, most of the re­
cent work has concentrated on devices with “clean” inter­
faces, i.e., interfaces with only the unavoidable native oxide 
at the polysilicon/monosilicon interface.
The current gain (P) in shallow emitter bipolar transis­
tors, under certain conditions, is inversely proportional to 
the slope of the minority-carrier profile in the emitter as il­
lustrated in Fig. I. For a shallow emitter device this slope is 
very steep and consequently the p  is lower as compared to a 
deep emitter device. By using polysilicon as a contact to the 
shallow emitter, the slope of the minority-carrier profile in 
the emitter can be effectively reduced and as a result the P  is 
enhanced. Ning and Isaac3 have shown an improvement in 
current gain by a factor of 3 when polysilicon is used as a 
contact to the emitter. Eltoukhy and Roulston6 have pro­
posed a theoretical model which supports the improvement 
in P  by a factor of 3 as was observed by Ning and Isaac. 
Other researchers have found that it is not the transport 
mechanism in the polysilicon bulk but the polysilicon-mon­
osilicon interface that is of importance.7,8 The surface re­
combination velocity at the polysilicon-monosilicon inter­
face determines the boundary condition at this interface, and 
hence the minority-carrier profile slope.
In this paper we present three different methods of depo­
siting a-Si and recrystallizing it to form polysilicon and com­
pare them with direct deposition of polysilicon to form a 
contact to the emitter. The objective of these methods was to 
remove the unintentional native oxide at the polysilicon- 
monosilicon interface, or at least to minimize its influence on 
the variation in P  between devices on the same die. Gur re-
51 537-05$01.00 © 1988 American Vacuum Society 1537
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Shallow metal __ 
Contacted Emitter
Fig. I. Minority-carrier profile in the emitter and base of a bipolar transis­
tor*
suits show that by eliminating this unintentional native ox­
ide the variability in 1/3 between devices is reduced signifi­
cantly. Fig. 2. The two types of devices fabricated: (a) polysilicon-contacted emit­
ter device and (b) metal-contacted emitter device.
II. FABRICATION
Bipolar devices were fabricated on (111), n-type, 4 -6  
f t  cm wafers with no buried layer. Two types of devices were 
fabricated on each wafer in the same die: a polysilicon con­
tacted shallow emitter device and a metal contacted shallow 
emitter device (Fig. 2 ) .  Both devices received a boron base 
implant dose of 3 X IO1Vcm2 at 25 keV and drive-in at 
1000 0C for IQ min, followed by an arsenic emitter implant 
dose of I X IO15Zcm2 at 25 keV and drive-in at 1000 °C for 10 
min. Spreading resistance profile measurements show an 
emitter depth of 500-800 A and a base width of -1 5 0 0  A. 
Windows were then opened in the SiO2 over the devices to be 
contacted by polysilicon, while the devices to be contacted 
by metal were safely covered with oxide.
Different techniques were used to form the polysilicon- 
emitter contacts. In the first technique 1000-1500 A of poly­
silicon was deposited by LPCVD at 620 °C, implanted with 
arsenic at a dose of 3 X IO1Vcm2 at 25 keV, followed by an­
nealing of the poly silicon. In the remaining three techniques, 
common to all the polysilicon devices was the deposition of 
1000 to 1500 A  of a-Si on the wafers, followed by an arsenic 
implant at a dose of 3 X IO1Vcm2 at 25 keV and then recrys­
tallization of the a-Si at 800 or at 900 0C to form polysilicon 
contacts. The a-Si was deposited using SiH4 in the following 
ways: (a) low-pressure chemical vapor deposition
(LPCVD) at 580 pC, (b) plasma enhanced chemical vapor 
deposition (PECVD) at 275 °C, 400 mTorr for 10 min, and 
(c) plasma etching the wafer surface using argon or hydro­
gen prior to PECVD ofa-Si:H which was the same as in (b). 
All the devices received a 5-s buffered hydrofluoric acid 
(BHF) dip immediately before they were placed in the reac­
tor for polysilicon or a-Si deposition. The process was com­
pleted by depositing AT-I % Si and annealed at 400 °C for 20 
min to form Ohmic contacts.
III. RESULTS
Between 8 and 12 devices, from the same die and wafer, 
for both metal and polysilicon contacted emitters were
bonded, packaged, and tested for each of the different poly­
silicon formation techniques. The minimum feature size for 
these devices was chosen to be 36X 36/fm In order to elimi­
nate parasitic effects associated with very small geometries.
A gross measure of the interfacial resistance at the polysil­
icon—monosilicon interface (refr) was obtained by measur­
ing the forward biased emitter/base junctionof the devices. 
The different components of Teff are ^ etal (Vm) 9 VpolyfVoxide 
( interfacial), remitter (Ve ) , and rbase (vb). Since both the poly­
silicon contacted and the metal contacted shallow emitter 
devices had identical base and emitter profiles and went 
through the same metallizatipn step, the sum of 
rb + re +  ''m for both the devices should be nearly identical. 
Hence, any large difference in Z4eff for the two devices can be 
directly attributed to Vpoly -f r0;id6. The contribution by Vpoly 
can be neglected for all practical purposes since the polysili­
con layer was only 1000-1500 A thick and heavily doped 
with arsenic. Consequently, any significant difference in veff 
will be a direct result of Voxide The Veff for both the polysili­
con contacted as well as the metal contacted devices, when 
identical, tells us that there is little or no effective interfacial 
oxide at the polysilicon/silicon interface. In all the wafers 
processed the veff for the metal contacted shallow emitter 
devices was ~  300 fl.
A. LPCVD polysilicon vs LPCVD iN5i
Table I compares the measured vcff values for devices with 
direct deposition of polysiliconby LPCVD at 620 0C to those 
deposited with a-Si by LPCVD at 580 °C. Three different 
polysilicon recrystallization/anneal temperatures were 
compared for these two techniques. The results show that as 
the anneal temperature of poly silicon is decreased from 1000 
to 800 °C, the reff for devices with direct deposition of poly­
silicon by LPCVD at 620 °C increases significantly (from 
300 to over 100 K fl), while the veff for devices undergoing 
deposition of a-Si by LPCVD at 580 °C remains the same
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Table I. (A) LPCVD of polysilicon at 620 0C, (B) LPCVD of a-Si at 





- V v '. rM (kfi)
A [ B C
1000 0.3 —
900 2.0 0.3 0.3
800 102 5 0.3 0.3
irrespective of the 0-Si recrystallization/anneal tempera­
ture. From this we conclude that for the direct deposition of 
polysilicon by LPCVD at 620 °C, the higher temperature 
polysilicon anneal (1000 °C) is required to break up the in­
terfacial oxide layer, while the lower temperature anneals 
(800 and 900 °C) are not so effective. The deposition of 0-Si 
by LPCVD at 580 °C and recrystallizing it to form polysili­
con does help in eliminating the effects of the interfacial ox­
ide as evidenced by the low reff values at the lower recrystalli­
zation/anneal temperatures o f800 and 900 0C. The results of 
devices deposited with polysilicon at 620 °C by LPCVD indi­
cated that when a residual oxide remained the lower tem­
perature polysilicon anneal resulted in poor to bad devices. 
Therefore, good devices with low reff obtained with a low- 
temperature polysilicon anneal was used as part of the eva­
luation criteria.
Table II shows that the direct deposition of polysilicon by
LPCVD at 620 °C and polysilicon anneals of 1000 °C for 10 
min (wafer A ) yielded good devices that showed an average 
#  enhancement of 3. For wafer A, the polysilicon contacted 
shallow emitter devices showed an average current gain of 
~233 with a 5.8% variation (to one a) in peak /3 value 
between devices, while the metal contacted emitter devices 
showed an average current gain of ~ 7 8  With a L02% vari­
ation. Reducing the polysilicon anneal temperature down to 
900 or 800 °C for the LPCVD polysilicon at 620 0C led to 
poor devices. The deposition of 0-Si by LPCVD at 580 °C 
and recrystallizing it to form polysilicon did result in low refr 
values at lower polysilicon anneal temperatures of 800 or 
900 °C (see Table I), but did not show any significant /3 
enhancement as can be seen by results of wafers B and C in 
Table II.
B- PECVD a-ShH v s LPCVDa-Si and  LPCVD 
polysilicon
The deposition of 0-Si using the PECVD technique with­
out any prior plasma-etching step did result in a significant #  
enhancement of ~ 3 .5  at a lower anneal temperature of 
900 °C (wafer E, Table II). For wafer E, the polysilicon con­
tacted shallow emitter devices showed an average current 
gain o f —294 with a 5.5% variation in peak/3 value between 
devices, while the identically processed metal contacted 
emitter devices showed an average $  o f  ~  83 with a 3.3% 
variation. At a polysilicon anneal temperature of 800 °C, the 
PECVD technique again showed some#enhancement (wa­
fer D, Table II), but not as high as that shown by wafer E
Table II. (a) Polysilicon contacted shallow emitter device and '(b). metal contacted shallow emitter device. Wafer A underwent direct deposition of 
polysilicon. Wafers B-G were deposited with a-Si which was recrystallized/annealed to form polysilicon.
■ ■■ : Deposition Anneal Avg. . . ■ - -
Wafer technique temp./time Device peak/? Std. dev. P  (poly)
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Fig. 3. Typical beta vs Ic curve of devices from wafer O (Table II); (a) 
polysilicon-contacted shallow emitter device and (b) metal-contacted shal­





Metal Contacted ■ ' .








which was annealed at 900 0C  On comparing results of wa­
fers B and C (LPCVD deposition of a-Si at 580 °C) to those 
of wafers D and E (PEC VD deposition of a-Si at 275 °C) we 
conclude that the PECVD technique, without any prior 
plasma-etching step, does result in better devices with higher 
0 enhancement. Also, on comparing the results of wafers D  
and E to that of wafer A (LPCVD of polysilicon at 620 °C) 
we can see that the PECVD technique allows us to reduce 
the polysilicon anneal temperature down to 800 or 900 °C 
from 1000 °C, and yet maintain a significant [3 enhancement 
and low values of ^ ff (see Table I).
C. PECVD a-Si:H
Even though the polysilicon-contacted shallow emitter 
devices of wafer G (PECVD of a-Si:H at 25 W ) showed a 
significant current gain enhancement of — 2.9 over the metal 
contacted shallow emitter devices, they displayed a 15% 
variation in peak /3 value between devices from its average 
! value of ~  200. On comparing these results to those of wafer 
E we conclude that the lower power (5-W ) deposition signif­
icantly improves reproducibility. The results of wafers D  
and F again reinforce our conclusion that the lower power 
deposition of a-Si:H does result in better devices, even for 
wafer sets undergoing a polysilicon anneal at 800 °C.
Figure 3 shows a plot /3 vs Ic for a typical polysilicon 
contacted emitter device and a metal-contacted emitter de­
vice from wafer O of Table II. It clearly shows the improve­
ment in /3 for the polysilicon-contacted shallow emitter de­
vice over a range of collector current. The sharp fallolf of/7 
at high Ic is due to the devices being fabricated with no 
buried layer and this resulted in a large collector resistance.
Figure 4 compares the peak f3 values obtained for devices 
of wafer E to those of wafer A (see Table II). The right-hand 
edge of the box shown in this figure represents the 75 th per­
centile of the peak value of the total number of devices 
tested, while the left-hand edge of the box represents the 25th 
percentile. The width of this box indicates the variation in
Fig. 4. Comparison of peak beta values for devices from wafer E (PECVD 
tf-Si:H, Table II) and wafer A (LPCVD polysilicon, Table II).
the peak (3 values of the devices tested, and can be used as a 
measure for reproducibility. The compactness in the peak/? 
values for devices of wafer E [Fig. 4(a) ] tells us that we can 
achieve reproducible fabrication of polysilicon contacted 
emitter devices by using the PEGVD method of depositing 
a-Si:H and recrystallizing it to form polysilicon.
D- PECVD a-Si:H with a prior p lasm a-etch  s tep
Wafer sets H and I used an Ar plasma etch (5 W for 10 
min) prior to the in situ PECVD a-Si deposition. For both 
the 800 and 900 °C anneal temperatures little or no /3 en­
hancement was observed, with the 800 °C being slightly larg­
er at 1.09. The metal-contacted devices had similar /3 ’sTor 
both anneals. This lack of f3 enhancement was attributed to 
the possibility of extensive damage caused by the argon etch 
at the polysilicon/monosilicon interface. Damage at that 
surface leads to a large recombination ait the interface and 
therefore to larger base currents due to the steeper carrier 
profile. It was determined that the devices undergoing a hy­
drogen etch yielded better devices, i.e., With h i g h e r e n ­
hancement as compared to the ones that underwent an argon 
etch.
Table III shows the results for wafers that underwent a 
plasma deli in hydrogen to remove (he inlerfacial oxide in 
situ prior to deposition ofa-Si:H. Wafers L,N, and O have an 
enhancement in /3 of 2.29, 2.56, and 3.07, respectively. Also 
note the variation inj£ for N and O are 2 .1 % arid 1.6%. With 
the H2 etch, the presence of hydrogen must be healing sur­
face states or producing little damage to the polysilicon/ 
monosilicon interface and as a result we see enhancement. 
The hydrogen may also be doing a better job of cleaning the 
interface of oxide and of contaminants.
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Table III. Plasma etch in hydrogen, (a) Polysilicon contacted shallow emitter device and (b) metal contacted shallow emitter device. All of these wafers 





































































Notethat the lowertemperature (800oC) a-Si:H recrys­
tallization anneal yields better devices with higher 0  en­
hancement (wafers L, N, O) as compared to the devices 
undergoinga-Si:H recrystallization anneal at 900 0C (wafers 
M and P ). This phenomena occurred consistently over sev­
eral wafers runs which included wafers J and K that had 1.26 
and 0.53 of 0  enhancement. We speculate that with a clean 
interface and the lower anneal temperature that some solid 
phase epitaxial growth of the polysilicon could be occurring* 
leading to an effectively longer single-crystal region of the 
emitter. The better plasma-etch results were obtained at low­
er wattage and shorter times. From these results we con­
clude that the optimum conditions for a hydrogen etch 
would be at a power of somewhere around 5 W and at a time 
of about 5 min.
IV. CONCLUSION
In this paper we investigated different techniques for fa­
bricating polysilicon contacted shallow emitter devices. The 
results show that depositing c-Si:H using the PECVD tech­
nique, without any prior plasma-etch step, and recrystalliz­
ing it to form poly silicon not only yield devices with high 0  
enhancement as compared to depositing polysilicon directly 
at 620 °C using the LPCVD method, but it also allows the 
reduction of the polysilicon anneal temperature from 1000 
to 900 0C. The compactness of the peak 0  value for de vices 
fabricated using this technique also tells us that reproducible 
fabrication of polysilicon-contacted emitter devices is possi­
ble. The results also indicated that if the devices underwent a
plasma etch prior to a-Si:H deposition using the PECVD 
technique, the poly silicon anneal temperature could be 
further reduced to 800 °C and yet obtain significant 0  en­
hancement. As to why the plasma-etched devices receiving 
the 800 °C polysilicon anneal are better devices than the ones 
receiving the 900 °C anneal is not yet Understood and needs 
further investigation.
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